LDPC Decoder LLR Stopping Criterion
نویسنده
چکیده
The log-likelihood ratio test on a single check node within the LDPC decoder is monitored to develop a stopping criterion for the decoder that is better than previous stopping criteria, without sacrificing the BER performance. Simulation results are presented for the transmission of the rate 1 2 (288, 576) WiMAX 802.16e LDPC code digits using binary phase shift keying (BPSK) over an AWGN channel.
منابع مشابه
A Low-Complexity Stopping Criterion for Iterative Turbo Decoding
This letter proposes an efficient and simple stopping criterion for turbo decoding, which is derived by observing the behavior of log-likelihood ratio (LLR) values. Based on the behavior, the proposed criterion counts the number of absolute LLR values less than a threshold and the number of hard decision 1’s in order to complete the iterative decoding procedure. Simulation results show that the...
متن کاملEnergy-efficient multi-standard early stopping criterion for LDPC iterative decoding
Low-density-parity-check (LDPC) codes decoding relies on powerful iterative algorithms, whose implementation is often expensive in terms of complexity and power consumption. Several Early Stopping Criteria (ESCs) have been proposed to reduce the number of iterations performed by a decoder with no (or limited) degradation of error correction performance. However, most of the existing ESCs have c...
متن کاملComplexity efficient stopping criterion for LDPC based distributed video coding
In several distributed video coding architectures, a well-known complexity trade-off exists, where the low encoding benefits are paid with a higher decoding complexity. In a feedback channel based DVC architecture, the high decoding complexity is mainly due to the Slepian–Wolf decoding and the repetitive requestdecode operation, especially when there is no initial encoder rate estimation or ite...
متن کاملA Low Latency, Low-Power LDPC Decoder Design
A low latency, low power LDPC decoder design is presented in the paper. Partial-parallel check node processors are designed to reduce the decoding latency with moderate complexity; the parity check matrices of the LDPC codes are column-wise reordered to facilitate the parallel processing. Meanwhile, an efficient early stopping algorithm is proposed to stop the ‘undecodable’ words so that at lea...
متن کاملA New LDPC Coder/Decoder for PLC
Adding the ability of LDPC to an OFDM system gives rise to a robust and suitable technique for broadband PLC. However, despite LDPC codes performing admirably for large block sizes, real time operation and low computational effort require small and medium sized codes, which tend to be affected by channel SNR and errors in channel equalization. This paper deals with improvements made to an OFDM ...
متن کامل