A 900-MHz 2.5-mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop
نویسنده
چکیده
A 900-MHz phase-locked loop frequency synthesizer implemented in a 0.6m CMOS technology is developed for the Wireless Integrated Network Sensors applications. It incorporates an automatic switched-capacitor (SC) discrete-tuning loop to extend the overall frequency tuning range to 20%, while the VCO gain ( VCO) resulting from the CMOS varactor continuous-tuning is kept low at only 20 MHz/V in order to improve the reference spurs and noise performance. This frequency synthesizer achieves a phase noise of 102 dBc/Hz at 100 kHz offset frequency and reference spurs below 55 dBc. The synthesizer, including an on-chip VCO, dissipates only 2.5 mA from a 3-V supply.
منابع مشابه
A Low-Noise, 900-MHz VCO in 0.6- m CMOS
This paper describes a low-noise, 900-MHz, voltagecontrolled oscillator (VCO) fabricated in a 0.6m CMOS technology. The VCO consists of four-stage fully differential delay cells performing full switching. It utilizes dual-delay path techniques to achieve high oscillation frequency and obtain a wide tuning range. The VCO operates at 750 MHz to 1.2 GHz, and the tuning range is as large as 50%. Th...
متن کاملSwitchable PLL Frequency Synthesizer andHot Carrier Effects
In this paper, a new strategy of switchable CMOS phase-locked loop frequency synthesizer is proposed to increase its tuning range. The switchable PLL which integrates two phase-locked loops with different tuning frequencies are designed and fabricated in 0.5 μm n-well CMOS process. Cadence/Spectre simulations show that the frequency range of the switchable phased-locked loop is between 320 MHz ...
متن کاملA fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver
This paper presents a fully integrated frequency synthesizer for a dual-mode GPS and Compass receiver fabricated in a 0.13 m CMOS technology. The frequency synthesizer is implemented with an on-chip symmetric inductor and an on-chip loop filter. A capacitance multiplying approach is proposed in the on-chip loop filter design for area-saving consideration. Pulse-swallow topology with a multistag...
متن کاملPll Based Frequency Synthesizer Implemented with an Active Inductor Oscillator
High costs, bulkiness, and larger power consumption makes transceiver integration and miniaturization a desired option to discretely implemented transceivers. Furthermore, a frequency synthesizer forms an important part of high-frequency transceivers. In this paper, the design of a fully-integrated dual loop frequency synthesizer is detailed. Previously, frequency synthesizers have already been...
متن کاملA zero charge-pump mismatch current tracking loop for reference spur reduction in PLLs
The charge-pump (CP) mismatch current is a dominant source of static phase error and reference spur in the nano-meter CMOS PLL implementations due to its worsened channel length modulation effect. This paper presents a charge-pump (CP) mismatch current reduction technique utilizing an adaptive body bias tuning of CP transistors and a zero CP mismatch current tracking PLL architecture for refere...
متن کامل