Low Power and High performance JK Flip - Flop using 45 nm Technology
نویسندگان
چکیده
-In current scenario, VLSI circuit’s greatest challenges is to reduce the power dissipation and surface area so that longer life and high performance achieved to greater extent. The key parameter is threshold voltage to reduce the leakage power. In our proposal, we design low power and high performance JK flip-flop. JK flip-flop is designed with the help of D flip-flop and with some logic gates. The proposed work is mainly of double gate MOSFET (DG MOSFET) concept and transistor stacking method is used to reduce power dissipation and delay. This circuit is examined some parameter like power dissipation, delay and power delay product (PDP).Some Simulation like Tanner EDA tool and a 45 nm technology shows that the proposed JK flip-flop has lower power dissipation and small delay comparable to those of published an explicit-pulsed double-edge triggered JK flip-flop (EPDET-JKFF). In this circuit we observe the power dissipation decreases 21.87%. An improvement of 46.24% in PDP in JK flip-flop as compared to explicit-pulsed double edge triggered JK flip-flop.
منابع مشابه
Performance Analysis of Reversible Sequential Circuits Based on Carbon NanoTube Field Effect Transistors (CNTFETs)
This study presents the importance of reversible logic in designing of high performance and low power consumption digital circuits. In our research, the various forms of sequential reversible circuits such as D, T, SR and JK flip-flops are investigated based on carbon nanotube field-effect transistors. All reversible flip-flops are simulated in two voltages, 0.3 and 0.5 Volt. Our results show t...
متن کاملHigh-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop
Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...
متن کاملA new low power high reliability flip-flop robust against process variations
Low scaling technology makes a significant reduction in dimension and supply voltage, and lead to new challenges about power consumption such as increasing nodes sensitivity over radiation-induced soft errors in VLSI circuits. In this area, different design methods have been proposed to low power flip-flops and various research studies have been done to reach a suitable hardened flip-flops. In ...
متن کاملLow Power Design of Sr Flip Flop Using 45nm Technology
This paper illustrates the design of low-power, high-performance SR flip-flop. The speedy technical trends are engrossing to decrease the geometrical feature size and power consumption of the integrated circuit in VLSI designs. The proposed design shows the comparison with conventional CMOS circuit on the basis of power consumption and propagation delay and can save up to a significant amount o...
متن کاملTriangular Power Supply Based Adiabatic Logic Family
Submitted: Jan 13, 2013; Accepted: Feb 26, 2013; Published: Aug 18, 2013 Abstract: This paper presents the design and performance evaluation of a modified complementary energy path adiabatic logic (MCEPAL) circuit. A simulative investigation on the proposed MCEPAL based, multiplexer, JK flip flop and 3 bit counter has been done using VIRTUOSO SPECTRE simulator of cadence in 0.18μm UMC technolog...
متن کامل