Synthesizable HDL Generation for Pipelined Processors from a Micro-Operation Description
نویسندگان
چکیده
A synthesizable HDL generation method for pipelined processors is proposed. By using the proposed method, data-path and control logic descriptions of a target processor is generated from a clock based instruction set specification. From the experimental results, feasibility of the proposed method is evaluated and the amount of processor design time was drastically reduced than that of conventional RT level manual design in HDL. key words: pipelined processor, micro-operation description,
منابع مشابه
HDLGen: Architecture Description Language driven HDL Generation for Pipelined Processors
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. System architects critically need modeling techniques to rapidly explore and evaluate candidate architectures based on area, clock frequency, power, and performance constraints. We present an exploration framework for ...
متن کاملRapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. System architects critically need modeling techniques to rapidly explore and evaluate candidate architectures based on area, power, and performance constraints. We present an exploration framework for pipelined process...
متن کاملDesign and Implementation of Power Efficient Micro Pipelined GALS Based 2-D FFT Processor Core
Today’s complex SOC solutions demand low power processors. Synchronous processors which consume conveniently replaced by low power delay-insensitive (DI) asynchronous logic. In this paper, a Micro-pipelined GALS based 2D Fast Fourier Transform [FFT] Processor is designed and implemented to perform power, area and timing analysis. The implemented design has given power advantage of 78.22% and ti...
متن کاملAutomated Generation of Configurable Media Processors
Low-power media processors are important components in wireless multimedia cell phones, multimedia personal digital assistants, and other handheld multimedia devices. The ideal media processor implementation for these systems varies greatly based on cost, performance, and power requirements. This paper presents a design methodology for automatically generating synthesizable hardware description...
متن کاملModelling with LISA- A Powerful Machine Description Language
The development of application specific instruction set processors comprises several design phases: architecture exploration, software tools design, system verification and design implementation. The LISA processor design platform (LPDP) based on machine descriptions in the LISA language provides one common environment for these design phases. Required software tools for architecture exploratio...
متن کامل