High-speed pipelined A/D converter using time-shifted CDS technique
نویسندگان
چکیده
A time-shifted correlated double sampling (CDS) technique is used to compensate for the finite opamp dc gain in the context of a pipelined analog-to-digital converter (ADC). This technique can significantly reduce the errors due to the finite opamp gain without compromising the conversion speed. This is particularly useful for the design of lowvoltage and high-speed pipelined ADCs where the trade-off of opamp dc gain and bandwidth is critical. Behavior simulation results confirm the effectiveness of this new technique.
منابع مشابه
Parallel correlated double sampling technique for pipelined analogue-to-digital converters
Introduction: In a switch-capacitor realisation of the multiplying digitalto-analogue converter (MDAC) used in algorithmic and pipeline analogue-to-digital converters (ADCs), the settling behaviour of the opamp determines the speed and accuracy of the ADC. Fast settling requires high unity gain bandwidth, while accurate settling requires a high DC gain. As gate lengths continue to shorten, high...
متن کاملA Low-Power Mixed-Architecture ADC with Time-Interleaved Correlated Double Sampling Technique and Power-Efficient Back-End Stages
In this paper, two techniques for implementing a lowpower pipelined analog-to-digital converter (ADC) are proposed. First, the time-interleaved correlated double sampling (CDS) technique is proposed to compensate the finite gain error of operational amplifiers in switchedcapacitor circuits without a half-rate front-end sample-and-hold amplifier (SHA). Therefore, low-gain amplifiers and the SHA-...
متن کاملOptimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity
At high speeds and high resolution, the Pipeline ADCs are becoming popular. The options of different stage resolutions in Pipelined ADCs and their effect on speed, power dissipation, linearity and area are discussed in this paper. The basic building blocks viz. Op-Amp Sample and Hold circuit, sub converter, D/A Converter and residue amplifier used in every stage is assumed to be identical. The ...
متن کاملA Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter
T RADITIONAL designs of high-speed CMOS analogto-digital (A/D) converters have used parallel (flash) architectures [1]–[13]. While flash architectures usually yield the highest throughput rate, they tend to require large silicon. areas because of the many comparators required. An important objective is the realization of high-speed A/D converters in much less area than that required by flash co...
متن کاملA High Speed CMOS Image Sensor with a Novel Digital Correlated Double Sampling and a Differential Difference Amplifier
In order to increase the operating speed of a CMOS image sensor (CIS), a new technique of digital correlated double sampling (CDS) is described. In general, the fixed pattern noise (FPN) of a CIS has been reduced with the subtraction algorithm between the reset signal and pixel signal. This is because a single-slope analog-to-digital converter (ADC) has been normally adopted in the conventional...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002