A 0.23 mW self-biased current-reuse CMOS LC-VCO based on novel interposed network

نویسندگان

  • Xiaoying Deng
  • Xin Lin
  • Mingcheng Zhu
چکیده

Based on the self-biased current-reuse complementary structure and interposed network, a low power LC voltage controlled oscillator (VCO) is presented, which can simultaneously achieve ultra-low power consumption and low phase noise. Firstly, thanks to the self-biased voltage-diving technique, the LC-VCO consumes ultra-low power consumption. Secondly, the novel interposed network can greatly improve the VCO’s phase noise performance. The proposed VCO is implemented in SMIC 180 nm CMOS process with a small area of 0.15mm2, which exhibits phase noise of −118.3 dBc/Hz at 1MHz offset from the 2.5GHz carrier at 0.8V supply voltage while the power dissipation is only 0.23mW.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Simulation of an X Band LC VCO

In this paper, a systematic method for the circuit parameters design of a monolithic LC Voltage Controlled Oscillator (VCO) is reported. The method is based on the negative resistance generation technique. As a result, a VCO has been designed in 0.18um CMOS technology using a conventional VCO structure to obtain the optimum values for the phase noise and power consumption. The simulation result...

متن کامل

A Low Power Push-push Differential Vco Us- Ing Current-reuse Circuit Design Technique

This paper presents a complementary metal-oxidesemiconductor (CMOS) differential voltage-controlled oscillator (VCO) implemented with the push-push principle. The push-push VCO uses two frequency doublers stacked in series with an LC quadrature voltage-controlled oscillator (QVCO) to share the dc current with the QVCO for low power consumption. The proposed CMOS VCO has been implemented with th...

متن کامل

A Low-Jitter Area-Efficient LC-VCO Based Clock Generator in 0.13-µm CMOS

This letter presents an ultra low-jitter clock generator that employs an area-efficient LC-VCO. In order to fully utilize the area of the on-chip inductor, the loop filter of a phase locked loop (PLL) is located underneath the inductor. A prototype chip implemented in 0.13 μm CMOS process achieves 105 MHz to 225 MHz of clock frequency while consuming 4.2 mW from 1.2 V supply. The measured rms j...

متن کامل

Design of 33-40GHz Low Power VCO in 90-nm CMOS Technology

-This paper presents the IC design of a low power, wide tuning range and low phase noise voltage-controlled oscillator (VCO) in a standard 90-nm CMOS technology. The newly proposed current-reuse cross-connected pair is utilized as a negative conductance generator to compensate the energy loss of the resonator. The supply current is reduced by half compared to that of the conventional LC-VCO. An...

متن کامل

Ultra-Low Power, Low Phase Noise 10 GHz LC VCO in the Subthreshold Regime

A new design for an ultra-low power, low phase noise differential 10 GHz LC voltage-controlled oscillator (VCO) which is biased in the subthreshold regime, is presented in the 0.18 μm CMOS process, for the first time. The designed circuit topology is an NMOS only cross-coupled LC-tank VCO which has an extra symmetric centre tapped inductor between the source ends of the cross-coupled transistor...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Electronic Express

دوره 14  شماره 

صفحات  -

تاریخ انتشار 2017