Modified design for Full Swing SERF and High Speed SERF
نویسندگان
چکیده
In this chapter we have discussed the research work done on the basis of literature review and study. The research methodology and the techniques to modify the present designs in order to achieve better performance have been discussed with their merits and demerits. In this paper FS-SERF and HSSERF full adder topologies are presented. The analysis of Power, Delay, Power Delay Product (PDP) optimization characteristics of SERF Adder is designed. In order to achieve optimal power savings at smaller geometry sizes, proposed a heuristic approach known as FS-SERF and HS-SERF adder model.
منابع مشابه
A Novel Low Power Energy Recovery Full Adder Cell
A novel low power and low transistor count static energy recovery full adder (SERF) is presented in this paper. The power consumption and general characteristics of the SERF adder are then compared against three low power full adders; the transmission function adder (TFA), the dual value logic (DVL) adder and the fourteen transistor (14T) full adder. The proposed SERF adder design was proven to...
متن کاملOql Serf: an Odmg Implementation of the Template-based Schema Evolution Framework Oql Serf: an Odmg Implementation of the Template-based Schema Evolution Framework
With rapid progress in application development and technologies, there is an increasing need to specify and handle complex schema changes of databases. The existing support for schema evolution in current OODB systems is limited to a pre-deened taxonomy of simple schema evolution operations with xed semantics. We have proposed an extensible framework, SERF(Schema Evolution using an Extensible R...
متن کاملImplementation of Low Power Digital Multipliers using 10 -Transistor Adder Blocks
The increasing demand for the high fidelity portable devices has laid emphasis on the development of low power and high performance systems. In the next generation processors, the low power design has to be incorporated into fundamental computation units, such as multipliers. The characterization and optimization of such low power multipliers will aid in comparison and choice of multiplier modu...
متن کاملOQL_SERF: an ODMG implementation of the template-based schema evolution framework
With rapid progress in application development and technologies, there is an increasing need to specify and handle complex schema changes of databases. The existing support for schema evolution in current OODB systems is limited to a pre-de ned taxonomy of simple schema evolution operations with xed semantics. We have proposed an extensible framework, SERF(Schema Evolution using an Extensible R...
متن کاملLow Power Full Adder Circuit Design Using Two Phase Adiabatic Static CMOS Logic
Adiabatic logic is used to minimize the energy loss during operation of the circuit. Using two-phase adiabatic static CMOS logic (2PASCL) the power consumption can be reduced. This paper compares the power consumption of Static Energy Recovery Full Adder(SERF) and the proposed full adder using two phase adiabatic static CMOS logic(2PASCL). The average power consumption of proposed full adder is...
متن کامل