Automatic Test Pattern Generation for Digital Circuits
نویسندگان
چکیده
Digital circuits complexity and density are increasing and at the same time it should have more quality and reliability. It leads with high test costs and makes the validation more complex. The main aim is to develop a complete behavioral fault simulation and automatic test pattern generation (ATPG) system for digital circuits modeled in verilog and VHDL. An integrated Automatic Test Generation (ATG) and Automatic Test Executing/Equipment (ATE) system for complex boards is developed here. An approach to use memristors (resistors with memory) in programmable analog circuits. The Main idea consists in a circuit design in which low voltages are applied to memristors during their operation as analog circuit elements and high voltages are used to program the memristor’s states. This way, as it was demonstrated in recent experiments, the state of memristors does not essentially change during analog mode operation. As an example of our approach, we have built several programmable analog circuits demonstrating memristor -based programming of threshold, gain and frequency. In these circuits the role of memristor is played by a memristor emulator developed by us. A multiplexer is developed to generate a class of minimum transition sequences. The entire hardware is realized as digital logical circuits and the test results are simulated in Model sim software. The results of this research show that behavioral fault simulation will remain as a highly attractive alternative for the future generation of VLSI and system-on-chips (SoC).
منابع مشابه
Automatic Test Generation For Digital Circuits
Current VLSI manufacturing processes suffer from larger defective parts ratio, partly due to numerous emerging defect types. While traditional fault models, such as the stuck at and transition delay fault models are still widely used, they have been shown to be inadequate to handle these new defects. The main aim is to develop a complete behavioral fault simulation and automatic test pattern ge...
متن کاملDeterministic Built-in Pattern Generation for Sequential Circuits
We present a new pattern generation approach for deterministic built-in self testing (BIST) of sequential circuits. Our approach is based on precomputed test sequences, and is especially suited to sequential circuits that contain a large number of flip-flops but relatively few controllable primary inputs. Such circuits, often encountered as embedded cores and as filters for digital signal proce...
متن کاملGenetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits
An efficient automatic test pattern generator for IDDQ current testing of CMOS digital circuits is presented. The complete two-line bridging fault set is considered. Genetic algorithms are used to generate compact test sets. Experimental results for ISCAS85 and ISCAS89 benchmark circuits are presented.
متن کاملSoft Computing Approach To Automatic Test Pattern Generation For Sequential Vlsi Circuit
Due to the constant development in the integrated circuits, the automatic test pattern generation problem become more vital for sequential vlsi circuits in these days. Also testing of integrating circuits and systems has become a difficult problem. In this paper we have discussed the problem of the automatic test sequence generation using particle swarm optimization(PSO) and technique for struc...
متن کاملA Genetic Algorithm for Automatic Generation of Test Logic for Digital Circuits
Testing is a key issue in the design and production of digital circuits: the adoption of BIST (Built-In SelfTest) techniques is increasingly popular, but sometimes requires efficient algorithms for the automatic generation of the logic which generates the test vectors applied to the Unit Under Test. This paper addresses the issue of identifying a Cellular Automaton able to generate input patter...
متن کامل