Testing for the Programming Circuit of SRAM-Based FPGAs
نویسندگان
چکیده
The programming circuit of SRAM-based FPGAs consists of two shift registers, a control circuit and a configuration memory (SRAM) cell array. Because the configuration memory cell array can be easily tested by conventional test methods for RAMs, we focus on testing for the shift registers. We first derive test procedures for the shift registers, which can be done by using only the faculties of the programming circuit, without using additional hardware. Next, we show the validness of the test procedures. Finally, we show an application of the test procedures to test Xilinx XC4025. key words: fault detection, LUT-based FPGA, SRAM-based FPGA, functional fault, configuration
منابع مشابه
Modelling Routing Delays in SRAM - based FPGAs
This paper presents an efficient technique for estimating the propagation delay of signals in SRAM-based FPGAs, by using an analytic model of MOS integrated circuits. The model provides a facility for experimenting to find the effect that different routing structures in SRAM-based FPGAs have on the speed-performance of implemented circuits. To illustrate the applicability of the technique, two ...
متن کاملConsequences and Categories of SRAM FPGA Configuration SEUs
Understanding the SEU induced failure modes specific to the Virtex SRAM FPGA is needed to evaluate the applicability of various mitigation schemes since many mitigation approaches were originally intended for ASICs and may not be effective or efficient within FPGAs due to the unique failure modes and architectures found in SRAM-based FPGAs. Through this work, we have shown that SEUs in FPGAs’ p...
متن کاملGABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAs
Testing of FPGAs is gaining more and more interest because of the application of FPGA devices in many safety-critical systems. We propose GABES, a tool for the generation of test patterns for applicationdependent testing of SEUs in SRAM-FPGAs, based on a genetic algorithm. Test patterns are generated and selected by the algorithm according to their fault coverage: Faults are injected in a simul...
متن کاملAn Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs
SRAM-based FPGAs are increasingly becoming more popular in applications where high dependability, low cost, and fast time-tomarket are important constraints. However, these devices are more susceptible to single-event upsets (SEUs) compared ASIC designs. The error models of SRAM-based due to SEUs are more complicated than those of ASICs since soft-errors in the configuration memory result in pe...
متن کاملLNL Annual Report 2008
SRAM-based Field Programmable Gate Arrays (FPGAs) are an attractive solution for many applications where short time-to-market, low-cost for low-production volumes, and in-the-field-programming ability are important issues. One of the few major disadvantages of SRAM-based FPGAs is the sensitivity to ionizing radiation [1-3]. Indeed, also at sea level, neutrons, originating from the interactions ...
متن کامل