A Verilog-A Based Fractional Frequency Synthesizer Model for Fast and Accurate Noise Assessment
نویسندگان
چکیده
This paper presents a new strategy to simulate fractional frequency synthesizer behavioral models with better performance and reduced simulation time. The models are described in Verilog-A with accurate phase noise predictions and they are based on a time jitter to power spectral density transformation of the principal noise sources in a synthesizer. The results of a fractional frequency synthesizer simulation is compared with state of the art Verilog-A descriptions showing a reduction of nearly 20 times. In addition, experimental results of a fractional frequency synthesizer are compared to the simulation results to validate the proposed model.
منابع مشابه
A-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers
The aim of this paper is to minimize output phase noise for the pure signal synthesis in the frequency synthesizers. For this purpose, first, an exact mathematical model of phase locked loop (PLL) based frequency synthesizer is described and analyzed. Then, an exact closed-form formula in terms of synthesizer bandwidth and total output phase noise is extracted. Based on this formula, the phase ...
متن کاملModeling and Simulation to the Design of Σ∆ Fractional-N Frequency Synthesizer
A set of behavioral voltage-domain verilogA/verilog models allowing a systematic design of the Σ∆ fractional-N frequency synthesizer is discussed in the paper. The approach allows the designer to accurately predict the dynamic or stable characteristic of the closed loop by including nonlinear effects of building blocks in the models. The proposed models are implemented in a three-order Σ∆ fract...
متن کاملFast Switching Fractional-N Frequency Synthesizer Architecture Using TDTL
This paper presents an efficient indirect fractional frequency synthesizer architecture based on the time delay digital tanlock loop. The indirect type frequency synthesis systems incorporate a low complexity high performance adaptation mechanism that enables them to remain in a locked state following the division process. The performance of the proposed fractional-N synthesizer under various i...
متن کاملA Straightforward - Fractional-N Phase-Locked Loop HDL Design for RF Applications
The present paper describes a systematic straightforward design of a - fractional-N PhaseLocked Loop based on HDL behavioral modeling. The proposed design consists in describing the mixed mode behavior of this - fractional-N PLL architecture starting from the specifications of each building block. The HDL models of critical PLL blocks have been described in VHDL-AMS to predict the different...
متن کاملA ∆Σ Fractional-N Frequency Synthesizer with Multi-Band PMOS VCOs for 2.4 and 5GHz WLAN Applications
This paper presents a fully integrated multi-band frequency-synthesizer architecture. The synthesizer is a ∆Σ based fractional-N frequency synthesizer with three on-chip LC tuned VCOs to cover the entire frequency bands specified in IEEE802.11b, and 802.11a WLAN standards. The synthesizer includes a ∆Σ noise shaper, a dead-zone-free phase frequency detector and a fully differential charge pump....
متن کامل