Soft error rate estimation for Combinational Logic in Presence of Single Event Multiple Transients
نویسندگان
چکیده
Fast and accurate estimation of soft error rate in VLSI circuits is an essential step in a soft error tolerant ASIC design. In order to have a cost e®ective protection against radiation e®ects in combinational logics, an accurate and fast method for identi ̄cation of most susceptive gates and paths is needed. In this paper, an e±cient, fast and accurate method for soft error propagation probability (SEPP) estimation is presented and its performance is evaluated. This method takes into account all three masking factors in multi cycles. It also considers multiple event transients as a new challenge in soft error tolerant VLSI circuit design. Compared with Monte Carlo (MC) simulation-based fault injection method, our SEPP estimation method has a high level of accuracy (with less than 2% di®erence) while o®ering 1000 speedup as compared with MC-based simulation.
منابع مشابه
A Probabilistic Model for Soft-Error Rate Estimation in Combinational Logic
Single Event Upsets (SEU) arising from atmospheric neutrons and alpha particles are becoming increasingly important in combinational logic circuits. Combinational logic is resilient to soft errors due to three masking phenomena: (1) Logical Masking, (2) Electrical Masking, and (3) Latching-window Masking. This paper concentrates on logical masking, and proposes a probabilistic model which calcu...
متن کاملSoft Error Rate Reduction Using Circuit Optimization and Transient Filter Insertion
This paper describes a tunable transient filter (TTF) design for soft error rate reduction in combinational logic circuits. TTFs can be inserted into combinational circuits to suppress propagated single-event transients (SETs) before they can be captured in latches or flip-flops. TTFs are tuned by adjusting the maximum width of the propagated SET that can be suppressed. A TTF requires 6–14 tran...
متن کاملMitigation for single event coupling delay
With advances in CMOS technology, circuits are increasingly more sensitive to transient pulses caused by single event particles. It has been predicted that the majority of the observed radiation induced soft failures in technologies below 65 nm will be because of transients that will occur in combinational logic (CL) circuits. Researchers mostly considered single event transients as the main so...
متن کاملSET and noise fault tolerant circuit design techniques: Application to 7 nm FinFET
In the near future of high component density and low-power technologies, soft errors occurring not only in memory systems and latches but also in the combinational parts of logic circuits will seriously affect the reliable operation of integrated circuits. This paper presents a novel design style which reduces the impact of radiation-induced single event transients (SET) on logic circuits, and ...
متن کاملThe Svalinn Framework Provides Comprehensive Analysis of Multibit Error Protection Overheads to Facilitate Better Architecture-level Design Choices
......As circuit feature sizes shrink, their capacitance and operating voltage become smaller, making it easier for a particle strike to influence circuit behavior. Technologies such as silicon on insulator (SOI) and FinFET significantly counteract this effect by decreasing the sensitive area in the transistor. However, the resulting single-event upset (SEU) rate is still nontrivial for common ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Journal of Circuits, Systems, and Computers
دوره 23 شماره
صفحات -
تاریخ انتشار 2014