A pre-emphasis output buffer control scheme for a GDDR3 SDRAM interface
نویسندگان
چکیده
The keys to good signal integrity in a Graphic DDR3 (GDDR3) SDRAM interface for a bandwidth up to 1.4Gbps/pin are the minimization of input/output pin capacitance and the accurate control of the output data skew. The proposed pre-emphasis output buffer control scheme provides output data skew minimization without an increase of input/output pin capacitance. Compared to the conventional scheme, the output data aperture window of proposed scheme has increased by 18% and the data output skew has decreased by 48%.
منابع مشابه
Comparison of Different Linear Filter Design Methods for Handling Ocular Artifacts in Brain Computer Interface System
Brain-computer interfaces (BCI) record brain signals, analyze and translate them into control commands which are relayed to output devices that carry out desired actions. These systems do not use normal neuromuscular output pathways. Actually, the principal goal of BCI systems is to provide better life style for physically-challenged people which are suffered from cerebral palsy, amyotrophic l...
متن کاملContinuous Bunch-by-bunch 16-bit Data Acquisition Using Ddr2 Sdram Connected to an Fpga*
A hardware system that acquires and stores a large buffer of bunch-by-bunch 16-bit data has been realized. A high resolution (up to 16-bit) analog-to-digital converter (ADC), or bank of ADCs, samples the analog signal at the bunch frequency. The digitized data is fed into a Field Programmable Gate Array (FPGA), which contains an interface to a bank of Double Data Rate SDRAM (DDR) type memory. W...
متن کاملPartial Sharing and Partial Partitioning Buffer Management Scheme for Shared Buffer Packet Switches
In a shared buffer packet switch, a good buffer management scheme is needed to reduce the overall packet loss probability and improve the fairness between different users. In this paper, a novel buffer control scheme called partial sharing and partial partitioning (PSPP) is proposed. The PSPP is an adaptive scheme that can be dynamically adjusted to the changing traffic conditions while simple ...
متن کاملBuffer Management in the Sliding-Window (SW) Packet Switch for Priority Switching
Switch and router architectures employing a shared buffer are known to provide high throughput, low delay, and high memory utilization. Superior performance of a shared-memory switch compared to switches employing other buffer strategies can be achieved by carefully implementing a buffer-management scheme. A buffer-sharing policy should allow all of the output interfaces to have fair and robust...
متن کاملThreshold-based Partial Sharing Buffer Management in a Shared Buffer Packet Switch
In a shared buffer packet switch, a good buffer management scheme will reduce the overall packet loss probability and improve the fairness among different output queues. In this paper, a novel buffer control scheme called threshold-based partial sharing (TPS) is proposed. The key idea of the TPS is to separate the output ports into active and inactive output ports according to whether their que...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Electronic Express
دوره 5 شماره
صفحات -
تاریخ انتشار 2008