Exact Closed Form Formula for Partial Mutual Inductances of On-Chip Interconnects
نویسندگان
چکیده
In this paper, we propose a new exact closed form mutual inductance equation for on-chip interconnects. We express the mutual inductance between two parallel rectangular conductors as a weighted sum of self-inductances. We do not place any restrictions on the alignment of the two parallel rectangular conductors. Moreover, they could be co-planar or reside on different layers. Most important, experimental results show that our formula is numerically more stable than that derived in [2] for long parallel onchip interconnects.
منابع مشابه
Exact Closed Form Fom~ulafo r Partial Mutual Inductances of On-Chip Interconnects
In this paper, we propose a new exact closed form mutual inductance equation for on-chip interconnects. We express the mutual inductance between two parallel rectangular conductors as a weighted sum of self-inductances. We do not place any restrictions on the alignment of the two parallel rectangular conductors. Moreover, they could be co-planar or reside on different layers. Most important, de...
متن کاملA-New-Closed-form-Mathematical-Approach-to-Achieve Minimum Phase Noise in Frequency Synthesizers
The aim of this paper is to minimize output phase noise for the pure signal synthesis in the frequency synthesizers. For this purpose, first, an exact mathematical model of phase locked loop (PLL) based frequency synthesizer is described and analyzed. Then, an exact closed-form formula in terms of synthesizer bandwidth and total output phase noise is extracted. Based on this formula, the phase ...
متن کاملAn Explicit Approach for Dynamic Power Evaluation for Deep Submicron Global Interconnects with Current Mode Signaling Technique
As the VLSI process technology is shrinking to the nanometer regime, power consumption of on-chip VLSI interconnects has become a crucial and an important issue. There are several methodologies proposed to estimate the on-chip power consumption using Voltage Mode Signaling technique (VMS). But the major drawback of VMS is that it increases the power consumption of on-chip interconnects compared...
متن کاملA Novel and Efficient Approach for RC Delay Evaluation of On-chip VLSI Interconnect under Current Mode Signaling Technique
Current-mode signaling significantly increases the bandwidth of on-chip interconnects compared to voltage mode signaling and reduces the overall propagation delay. A delay formula for current mode is necessary for estimation of delay and bandwidth for VLSI systems. In this paper, closed-form expression of delay model based on the effective lumped element resistance and capacitance approximation...
متن کاملA Quasi-Monte Carlo Solver for Partial Inductances in IC Interconnect Structures
With operating frequencies reaching the multi-GHz range, the role of on-chip inductance is becoming increasingly significant. The inclusion of inductance in the interconnect model is particularly necessary in clock distribution networks and also in signal and power lines, which have wide wires and hence low resistance. The principal complexity in the extraction of inductance is that one needs t...
متن کامل