VLSI design of a priority arbitrator for shared buffer ATM switches

نویسندگان

  • Yu-Sheng Lin
  • Shanchieh Yang
  • Su-Jen Fang
  • C. Shung
  • Shan-Chieh Yang
  • Bernard Shung
چکیده

Priority arbitration is an essential part of the ATM switches in order to support the integration of telecommunication services with difference characteristics. Service priority contral selects the connection to output a cell among all connections destined to the same ontput port. Discard priority contral selects the connection to discard a cell when the shared buffer is full. In this paper we present a VLSI design of a priority arbitrator for shared buffer ATM switches. This priority arbitrator is targeted to support our new service priority control scheme, reactive bandwidth arbitration (RBA), and new discard priority control scheme, local pushout discarding (LPD). The priority arbitrator is designed for an 8x8 shared buffer ATM switch with four priority classes per port and a link rate of 622 Mbps. The chip has BOk gates in a chip area of B7.88 mm using 0.6 J.Lm CMOS technology.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Generalized Priority Queue Manager Design for ATM Switches*

Our concern is the problem of efficiently supporting multiple QOS requirements in ATM networks. A queue manager in ATM network nodes schedules cells’ transmission based on their urgencies at the decision moment, while it controls buffer access based on the cells’ loss priorities. In this paper, we propose a generalized priority queue manager (GPQM) which supports multiple QOS requirements in cl...

متن کامل

A scalable priority queue manager architecture for output-buffered ATM switches

We describe a scalable priority queue manager that implements deadline-ordered service disciplines in an output-buffered ATM switch, which can be used as a switching node in high-speed packet switched networks to provide quality of service (QoS) guarantees. The priority queue manager can handle a range of priority levels from to , a buffer size of 64K ATM cells, and 16 input links at 2.5 Gb/s. ...

متن کامل

Design and Simulation of a New Queuing Architecture for Large-Scale ATM Switches

The authors study the different buffering techniques used in the literature to solve the contention problem in asynchronous transfer mode (ATM) switching architectures. The objective of this study is to determine the buffer requirements needed to achieve a given quality of service (e.g., a given cell loss probability). On the basis of this study, the authors propose a combined central and outpu...

متن کامل

Modelling and Performance Analysis of Shared Buffer ATM Switches with Hot-Spot Pushout under Bursty Traffic

Shared buffer switches have many advantages such as relatively low cell loss rate and good buffer utilization, and they are increasingly favoured in recent VLSI switch designs for ATM. However, their performance degrades dramatically under nonuniform traffic due to the monopolization of the buffer by some favoured cells. To overcome this, restricted types of sharing and Hot-Spot-PushOut (HSPO) ...

متن کامل

Analytical Modelling of Shared Buffer ATM Switches with Hot-Spot Pushout under Bursty Traffic

Asynchronous Transfer Mode (ATM) shared buffer switches have numerous advantages such as relatively high throughput and good buffer utilization, and they are increasingly favoured in recent VLSI switch designs. But under nonuniform traffic, the performance degrades dramatically due to the monopolization of the buffer by some favoured cells. To overcome this, restricted types of sharing and Hot-...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007