High Performance Geographic Information Systems: Experiences with a Shared Address Space Architecture
نویسندگان
چکیده
Several emerging visualization applications such as ight simulators, distributed interactive simulation (DIS), and virtual reality are using geographic information systems (GISs) for high-delity representation of actual terrains. These applications impose stringent performance and response-time restrictions which can be met via parallelization of the GIS. Currently, we are developing a high performance GIS on a Shared Address Space Architecture (SASA), namely, Silicon Graphics Challenge, as a part of the virtual GIS project of the Army Research Laboratories. Our experience shows that data-parallel message-passing algorithms can be fairly eeective for implementing high performance GISs on SASAs. Our experimental results with the GIS-range-query operation show that data-partitioning is an eeective approach towards achieving high performance in GIS. As partitioning extended spatial objects is diicult, special techniques such as systematic declustering are needed to parallelize the range-query operation. Systematic declustering methods outperform random declustering methods for range query problems. Static load-balancing methods with systematic declustering even outperform random declustering coupled with dynamic load-balancing (DLB). In addition, the performance of DLB methods can be improved by using the declustering methods for determining the subsets of polygons to be transferred during run-time.
منابع مشابه
Design of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملDistributed Shared Virtual Memory for Interoperability
A “subtle shift” in the underlying computer hardware architecture has emerged recently. Although this shift rises from the natural tendency to expand to larger systems with greater capacities, the significance of the step has not been fully exploited by computer users and experts per se. The “shift” is the movement from the 32-bit address architecture to the 64-bit one (called wide-address spac...
متن کاملInteractive Form-Generation in High-Performance Architecture Theory
Architecture as a designerly way of thinking and knowing is to interact with its environment. The manuscript is to speculate “interactive form-generation” based on high-performance architecture theory, and discuss the precursors and the potentials. The research aims to explore and determine the roots, aspects of interactive architecture as a part of performance-based design in contemporary arch...
متن کاملScanning the Issue
Parallel computer architectures are an important technology to accommodate the performance demands of many emerging applications in areas such as information processing, multimedia, and scientific and technical computing. Research in parallel computer architectures has recently led to an interesting unification of different architectural styles. Distributed shared memory multiprocessors (DSM’s)...
متن کاملSynthesis of Partitioned Shared Memory Architectures for Energy-Efficient Multi-Processor SoC
Accesses to the shared memory in multi-processor systems-on-chip represent a significant performance bottleneck. Multi-port memories are a common solution to this problem, because they allow to parallelize accesses. However, they are not an energy-efficient solution. We propose an energy-efficient shared-memory architecture that can be used as a substitute for multi-port memories, which is base...
متن کامل