Equalized on-chip interconnect: modeling, analysis, and design
نویسنده
چکیده
This thesis work explores the use of equalization techniques to improve throughput and reduce power consumption of on-chip interconnect. A theoretical model for an equalized on-chip interconnect is first suggested to provide mathematical formulation for the link behavior. Based on the model, a fast-design space exploration methodology is demonstrated to search for the optimal link design parameters (wire and circuit) and to generate the optimal performance-power trade-off curve for the equalized interconnects. This thesis also proposes new circuit techniques, which improve the revealed demerits of the conventional circuit topologies. The proposed charge-injection transmitter directly conducts pre-emphasis current from the supply into the channel, eliminating the power overhead of analog current subtraction in the conventional transmit pre-emphasis, while significantly relaxing the driver coefficient accuracy requirements. The transmitter utilizes a power efficient nonlinear driver by compensating non-linearity with pre-distorted equalization coefficients. A trans-impedance amplifier at the receiver achieves low static power consumption, large signal amplitude, and high bandwidth by mitigating limitations of purely-resistive termination. A test chip is fabricated in 90-nm bulk CMOS technology and tested over a 10 mm, 2μm pitched on-chip differential wire. The transceiver consumes 0.37-0.63 pJ/b with 2-6 Gb/s/ch. Thesis Supervisor: Vladimir M. Stojanović Title: Associate Professor
منابع مشابه
Return-limited inductances: a practical approach to on-chipinductance extraction
Decreasing slew rates and efforts to reduce the resistance–capacitance (RC) delays of on-chip interconnect through design and technology have resulted in the growing importance of inductance in analyzing interconnect response for timing and noise analysis. In this paper, we consider a practical approach for extracting approximate inductances of on-chip interconnect. This approach, which we call...
متن کاملInter- and Intra-chip Wireless Interconnection
i ABSTRACT The conventional wire interconnect may encounter their fundamental material limits in the near future. To surpass this problem, RF/wireless interconnect systems have been proposed. The aims of this project were to design on-chip dipole antennas, to model a T/R switch and to study the UWB system modulation schemes, and then to demonstrate the feasibility of a novel wireless interconne...
متن کاملFuture State-of-the-Art Electrical Interconnect
This review intuitively explains the fundamental trade-offs of repeated and equalized electrical interconnects for on-chip networks as referencing counterparts of emerging nanophotonic interconnects in terms of data rate density, energy per bit, and latency. We also review the current stateof-the-art electrical interconnects from literature.
متن کاملLoop-Based Interconnect Modeling and Optimization Approach for Multigigahertz Clock Network Design
A highly efficient loop-based interconnect modeling methodology is proposed for multigigahertz clock network design and optimization. Closed-form loop resistance and inductance models are proposed for fully shielded global clock interconnect structures, which capture high-frequency effects including inductance and proximity effects. The models are validated through comparisons with electromagne...
متن کاملTable look-up based compact modeling for on-chip interconnect timing and noise analysis
A compact model for RLC interconnect lines, in the form of a twopath hybrid ladder, is proposed for on-chip interconnect timing and noise analysis. The model parameters are synthesized through constrained nonlinear optimization to directly match the circuit response characteristics over a range of transition times and loads, both at the driving point and at the receiver end. The effect of capac...
متن کامل