Fast Instruction-accurate Simulation with Simnml
نویسندگان
چکیده
Instruction Level Simulation has received big attention as it allows out-of-silicium test and hardware exploration. In this paper, we present GLISS2, the second release of a simulator generator based on the NML ADL. Thanks to the implementation of a set of optimization techniques (acceleration in memory emulation, caches for the decode step and blocking of instruction descriptors), we multiply by an average factor of 10 the simulation performances. Additionally, although the experimentation has only been made for the PowerPC, the performed optimization extends naturally to any instruction set described in NML.
منابع مشابه
Retargetable Cache Simulation Using High Level Processor Models
During processor design, it is often necessary to evaluate multiple cache configurations. This paper describes the design and implementation of a retargetable on-line cache simulator. The cache simulator has been implemented using a retargetable instruction set simulator from the SimnML [9] processor description language. The retargetability helps in cache simulation and evaluation much before ...
متن کاملA Novel Synchronization Technique for Fast and Accurate Multi-core Instruction-set Simulation
This paper proposes a synchronization technique for fast and accurate Multi-Core Instruction-Set Simulation (MCISS). Traditionally, a lock-step approach, which synchronizes every cycle, is commonly used to achieve accurate simulation results of MCISS. However, this approach results in immense overhead and low simulation speed. Rather than synchronizing every cycle, our approach synchronizes the...
متن کاملA Novel Timing Synchronization Method for Fast and Accurate Multi-core Instruction-set Simulation
This paper proposes a timing synchronization method for fast and accurate Multi-Core Instruction-Set Simulation (MCISS). In order to achieve accurate simulation results of MCISS, a lock-step approach, which synchronizes every cycle, is commonly used. However, this approach introduces immense overhead and lowers the simulation speed. Instead of synchronizing every cycle, our approach synchronize...
متن کاملInstruction set compiled simulation: a technique for fast and flexible instruction set simulation - Design Automation Conference, 2003. Proceedings
Instruction set simulators are critical tools for the exploration and validation of new programmable architectures. Due to increasing complexity of the architectures and timeto-market pressure, performance is the most important feature of an instruction-set simulator. Interpretive simulators are flexible but slow, whereas compiled simulators deliver speed at the cost of flexibility. This paper ...
متن کاملHigh Level Synthesis from Sim-nML Processor Models
The design of modern complex embedded systems require a high level of abstraction of the design. The SimnML[1] is a specification language to model processors for such designs. Several software generation tools have been developed that take ISA specifications in Sim-nML as input. In this paper we present a tool Sim-HS that implements high level behavioral and structural synthesis of processors ...
متن کامل