Customizing and hardwiring on-chip interconnects in FPGAs

نویسنده

  • Jae Young Hur
چکیده

i Acknowledgments iii List of Tables ix List of Figures xi List of Acronyms xv

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Comparative analysis of soft and hard on-chip interconnects for field-programmable gate arrays

It is well-known that any logical functionality can be implemented using the reconfigurability in field-programmable gate arrays (FPGAs). However, the reconfigurability is traded with the reduced functional performance, increased cost and increased configuration overheads. Hardwiring the interconnect fabric is gaining notice as an alternative solution to tackle the mentioned problems. In this a...

متن کامل

A Parametric Study of Scalable Interconnects on FPGAs

With the constantly increasing gate capacity of FPGAs, a single FPGA chip is able to employ large-scale applications. To connect a large number of computational nodes, NetworkOn-Chip (NoC), in which different flows share a point-to-point link, becomes advantageous in terms of scalability. Although fixed regular network infrastructures are only used in recent FPGAbased NoCs, the network topology...

متن کامل

Customisation of on-chip network interconnects and experiments in field-programmable gate arrays

Conventional rigid and generalpurpose on-chip networks occupy significant logic and wire resources in fieldprogrammable gate arrays (FPGAs). To reduce the area cost, the authors present a topology customisation technique, using which on-demand network interconnects are systematically established in reconfigurable hardware. First, the authors present a design of a customised crossbar switch, whe...

متن کامل

Performance Analysis of Soft and Hard Single-Hop and Multi-Hop Circuit-Switched Interconnects for FPGAs

This article presents a performance analysis of hard and soft on-chip networks for FPGAs. We applied the Jackson’s queuing model to analyze the performance of a multiprocessor system on a chip (MPSoC). We further used the Jackson’s model to analyze circuit-switched networks on chip (NoC). Our simulation results showed the same trend as that of the analytical model. Considering streaming media a...

متن کامل

Onchip Interconnect Exploration for Multicore Processors Utilizing FPGAs

Dual core microprocessors are currently available and higher processor-count architectures will dominate the multicore market. A complex part of these higher order multicore designs will be the interconnection scheme that exists onchip and how exactly that interconnection is best used and configured. While FPGAs currently support a variety of onchip bus interconnects, there is a gap in the tool...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011