A Linear Programming Based Static Power Optimization Scheme for Digital CMOS Circuits AMSC 662 - Project Proposal
نویسنده
چکیده
This project is based on static power optimization of CMOS digital circuits. We will discuss the electrical engineering aspects of the static power optimization problem in the next section and present the mathematical equations that are involved in the formulation of this optimization problem. We briefly explain why our approach is different from the existent work. The main aspect of this amsc-662 project proposal is to show how an electrical engineering optimization problem is modelled as a linear formulation. The high complexity of the optimization problem is expressed mathematically as a linear formulation and solved using a polynomial time LP-Solver like CPLEX. This is a good application of being able to solve complex mathematical problems efficiently by using good scientific optimization paradigms like linear programming. This work is a part of my research in low power optimization.
منابع مشابه
DOE-ILP Assisted Conjugate-Gradient Optimization of High-κ/Metal-Gate Nano-CMOS SRAM
Low power consumption and stability in Static Random Access Memories (SRAMs) is essential for embedded multimedia and communication applications. This paper presents a novel design flow for power minimization of nano-CMOS SRAMs, while maintaining their stability. A 32 nm High-κ/Metal-Gate SRAM has been used as example circuit. The baseline SRAM circuit is subjected to power minimization using a...
متن کاملDesign of low power random number generators for quantum-dot cellular automata
Quantum-dot cellular automata (QCA) are a promising nanotechnology to implement digital circuits at the nanoscale. Devices based on QCA have the advantages of faster speed, lower power consumption, and greatly reduced sizes. In this paper, we are presented the circuits, which generate random numbers in QCA. Random numbers have many uses in science, art, statistics, cryptography, gaming, gambli...
متن کاملSwitched-Capacitor Dynamic Threshold PMOS (SC-DTPMOS) Transistor for High Speed Sub-threshold Applications
This work studies the effects of dynamic threshold design techniques on the speed and power of digital circuits. A new dynamic threshold transistor structure has been proposed to improve performances of digital circuits. The proposed switched-capacitor dynamic threshold PMOS (SC-DTPMOS) scheme employs a capacitor along with an NMOS switch in order to effectively reduce the threshold voltage of ...
متن کاملDesign of low power random number generators for quantum-dot cellular automata
Quantum-dot cellular automata (QCA) are a promising nanotechnology to implement digital circuits at the nanoscale. Devices based on QCA have the advantages of faster speed, lower power consumption, and greatly reduced sizes. In this paper, we are presented the circuits, which generate random numbers in QCA. Random numbers have many uses in science, art, statistics, cryptography, gaming, gambli...
متن کاملStatistical DOE-ILP based power-performance-process (P3) optimization of nano-CMOS SRAM
As technology continues to scale, maintaining important figures of merit of Static Random Access Memories (SRAMs), such as power dissipation and an acceptable Static Noise Margin (SNM), becomes increasingly challenging. In this paper, we address SRAM instability and power (leakage) dissipation in scaled-down technologies by presenting a novel design flow for simultaneous Power minimization, Per...
متن کامل