Batch Arrival Processor-Sharing with Application to Multi-Level Processor-Sharing Scheduling
نویسندگان
چکیده
We analyze a Processor-Sharing queue with Batch arrivals. Our analysis is based on the integral equation derived by Kleinrock, Muntz and Rodemich. Using the contraction mapping principle, we demonstrate the existence and uniqueness of a solution to the integral equation. Then we provide asymptotical analysis as well as tight bounds for the expected response time conditioned on the service time. In particular, the asymptotics for large service times depends only on the first moment of the service time distribution and on the first two moments of the batch size distribution. That is, similarly to the Processor-Sharing with single arrivals, in the Processor-Sharing queue with batch arrivals the expected conditional response time is finite even when the service time distribution has infinite second moment. Finally, we show how the present results can be applied to the Multi-Level Processor-Sharing scheduling.
منابع مشابه
A Scalable Multi-Discipline, Multiple-Processor Scheduling Framework for IRIX
This document describes the processor scheduling framework implemented in the Silicon Graphics IRIX Version 5 operating system. This framework provides the standard features and behavior expected of any UNIX time-sharing system, while adding support for four additional disciplines: a fast-response scheme for lowlatency real-time computing, a time-based regime for throughputoriented real-time co...
متن کاملScheduling Simulations: An Experimental Approach to Time-Sharing Multiprocessor Scheduling Schemes
Real time systems that are logically programmed for scientific applications involve frequent job arrivals, thus requires a parallel architecture, so that maximum applications can be executed simultaneously resulting in less waiting time and maximum resource utilization. This must be achieved by workload partitioning & characterization, directs towards the development of Multiprocessor machines,...
متن کاملR. Vaswani, J. Zahorjan, “The Implications of Cache Affinity on Processor Scheduling for Multiprogrammed, Shared Memory Multiprocessors”, ACM Symposium on Operating System Principles,
This document describes the processor scheduling framework implemented in the Silicon Graphics IRIX Version 5 operating system. This framework provides the standard features and behavior expected of any UNIX time-sharing system, while adding support for four additional disciplines: a fast-response scheme for lowlatency real-time computing, a time-based regime for throughputoriented real-time co...
متن کاملOptimal Choice of Threshold in Two Level Processor Sharing
We analyze the Two Level Processor Sharing (TLPS) scheduling discipline with hyperexponential distribution for the job size and with Poisson arrival process. TLPS is a convenient model to represent the file size based differentiation in TCP/IP networks. We find a closed form analytic expression for the expected sojourn time and an approximation for the optimal value of the threshold that minimi...
متن کاملBatch processor sharing with hyper-exponential service time
We study the Processor-Sharing queueing model with a hyper-exponential service time distribution and Poisson batch arrival process. In the case of the hyperexponential service time distribution we find an analytical expression for the expected conditional response time function and obtain an alternative proof of its concavity with respect to the service time.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Queueing Syst.
دوره 50 شماره
صفحات -
تاریخ انتشار 2005