LEOPARD: A Logical Effort-based fanout OPtimizer for ARea and Delay1
نویسندگان
چکیده
We present LEOPARD, a fanout optimization algorithm based on the effort delay model for near-continuous size buffer libraries. Our algorithm minimizes area under required timing and input capacitance constraints by finding the tree topology and assigning different gains to each buffer to minimize the total buffer area. Experimental results show that the new algorithm achieves significant buffer area improvement compared to previous approaches.
منابع مشابه
A fanout optimization algorithm based on the effort delay model
This paper presents LEOPARD, a Logical Effort-based fanout OPtimizer for ARea and Delay, which relies on the availability of a (near) continuous size buffer library. Based on the concept of logical effort in VLSI circuits, the proposed algorithm attempts to minimize the total buffer area under the required time and input capacitance constraints by constructing the fanout tree topology and assig...
متن کاملA Taxonomy of Parallel Prefix Networks
Parallel prefix networks are widely used in highperformance adders. Networks in the literature represent tradeoffs between number of logic levels, fanout, and wiring tracks. This paper presents a three-dimensional taxonomy that not only describes the tradeoffs in existing parallel pre fix networks but also points to a family of new networks. Adders using these networks are compared using the me...
متن کاملپیشبینی پراکنش یوزپلنگ آسیایی، پلنگ ایرانی و خرس قهوهای در پاسخ به متغیرهای محیطی در استان اصفهان
Distribution modelling is important for assessing threats and conservation status of species and for planning conservation programs. We studied the distribution of suitable habitats of Asiatic cheetah (Acinonyx jubatus venaticus), Persian leopard (Panthera pardus saxicolor) and brown bear (Ursus arctos) in Isfahan province within and outside the protected areas. Suitable habitats of the three s...
متن کاملExplicit Logical Effort Formulation for Minimum Active Area under Delay Constraints
This paper presents a gate sizing method which formulates minimum active area solutions under delay constraints. It is based on the logical effort delay model. Such minimization of transistor widths has direct impact on the power consumption and circuit area reduction. The explicit formulation of the method takes into account the maximum input capacitance, the output load to be driven, and the ...
متن کاملA New Architecture Based on Artificial Neural Network and PSO Algorithm for Estimating Software Development Effort
Software project management has always faced challenges that have often had a great impact on the outcome of projects in future. For this, Managers of software projects always seek solutions against challenges. The implementation of unguaranteed approaches or mere personal experiences by managers does not necessarily suffice for solving the problems. Therefore, the management area of software p...
متن کامل