Verification of Parameterized Asynchronous Circuits: A Case Study
نویسندگان
چکیده
In this paper, we demonstrate the formal verification of a parameterized asynchronous circuit which has request and acknowledgment controls through data paths. We propose a new encoding technique of the data path and construct a finite abstracted model. The properties expressed by ACTL formulas are modelchecked in the abstracted model, and then the correctness of the abstraction is mechanically proven using PVS.
منابع مشابه
Formal Verification of Peephole Optimizations in Asynchronous Circuits
This paper proposes and applies novel techniques for formal verification of peephole optimizations in asynchronous circuits. We verify whether locally optimized modules can replace parts of an existing circuit under assumptions regarding the operation of the optimized modules in context. A verification rule related to assume-guarantee and hierarchical verification is presented, using relative t...
متن کاملPartial Order Reduction in Verification of Wheel Structured Parameterized Circuits
It is known that many systems have the regular structure constructed from several kinds of basic modules. We focus on parameterized asynchronous circuits with a wheel structure, which consists of one kernel module and many identical symmetry modules,and aim at verifying such systems of arbitrary sizes. In this paper, we propose a fully automatic state enumeration procedure for wheel structured ...
متن کاملFormally-Based Design Evaluation
This paper investigates specification, verification and test generation for synchronous and asynchronous circuits. The approach is called DILL (Digital Logic in LOTOS). DILL models are discussed for synchronous and asynchronous circuits. Relations for (strong) conformance are defined for verifying a design specification against a high-level specification. An algorithm is also outlined for gener...
متن کاملFormal specification and analysis of digital hardware circuits in LOTOS
The thesis discusses using ISO standard formal language LOTOS (Language of Temporal Ordering Specification) for formally specifying and analysing digital circuits. The study serves two-fold: it examines the possibility of extending applications of LOTOS outside its traditional areas, and provides a new formalism to aid designing correct hardware. Digital circuits are usually classified into syn...
متن کاملAn Approach to Verification of Datapath Circuits
In order to easily verify timed asynchronous circuits including datapaths, this paper proposes an approach to verifying datapath circuits partially with a prescribed set of data values as well as some random values and verifying control circuits formally as usual. From the regularity of datapath circuits, this approach is expected to provide a good balance between the cost and quality of verifi...
متن کامل