Synthesis of Low Power Folded Programmable Coefficient Fir Digital Filters

نویسندگان

  • Vijay Sundararajan
  • Keshab K. Parhi
چکیده

A novel low-power synthesis technique is presented for the design of folded or time-multiplexed programmable-coefficient FIR filters where storage area is traded-off for lowering power consumption. A systematic technique is developed for low power mapping of FIR filters to architectures with arbitrary number of multipliers and adders. Power consumed in multipliers is reduced by reducing switching activity at both the data-input as well as the coefficient input. In order to increase common inputs to multipliers the transpose-form representation of the FIR filter is used. As opposed to the direct-form the transpose-form representation exposes common data inputs of a filter in an explicit manner. Switching activity at the data-input is reduced by first unfolding the FIR filter and then mapping the words with same input signal to a multiplier unit. Within each multiplier unit the switching activity for the coefficient input is further reduced by using a traveling salesperson problem (TSP) formulation for finding a low power schedule. Unfolding leads to increase in memory requirements for the folded filter. The increase in memory requirements varies linearly with the unfolding factor. Depending on the memory modules employed there exists an optimum unfolding factor that results in minimum power consumption. The unfolding factor can also be restricted by area constraints due to the linear increase in memory requirements. Simulation results are obtained for folding 65 and 129 tap bandpass FIR filters. The average power consumed in a multiplier for a fixed number of hardware multipliers with varying unfolding factors is compared. It is observed that most of the gains due to unfolding are obtained for relatively small unfolding factors and therefore for relatively small memory area overhead. Depending on the unfolding factor employed the average power consumed in a multiplier is seen to reduce anywhere from 54.75% to 81.73% when transpose FIR filters are synthesized as opposed to synthesizing direct-form FIR filters with no unfolding.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of High- speed FIR filter Based on Booth Radix-8 Multiplier Implemented on FPGA

Finite Impulse Response (FIR) digital filters have potential for high-speed and low-power realization through parallel processing on FPGA. In this paper, an efficient implementation of FIR filters, which uses a Booth Radix-8 multiplier, is suggested. For implementation of the said FIR filter MATLAB FDATool is employed to determine various filter coefficients. The 8 order FIR filters have been d...

متن کامل

A Tutorial on Multiplierless Design of FIR Filters: Algorithms and Architectures

Finite impulse response (FIR) filtering is a ubiquitous operation in digital signal processing systems and is generally implemented in full custom circuits due to high-speed and low-power design requirements. The complexity of an FIR filter is dominated by the multiplication of a large number of filter coefficients by the filter input or its time-shifted versions. Over the years, many high-leve...

متن کامل

Low Power Realization of FIR Filters Using Optimization Techniques

In this paper an algorithm for optimizing coefficients of a Finite Impulse Response (FIR) filter, so as to reduce power dissipation of its implementation on a programmable Digital Signal Processor is presented. We then present an algorithm that optimizes coefficients so as to minimize the Hamming distance and signal toggling. Two such techniques „Steepest descent‟ and „Genetic Algorithm‟ are pr...

متن کامل

Design Optimization Techniques Evaluation for High Performance Parallel FIR Filters in FPGA

This paper presents synthesis results on a method to minimize the amount of hardware needed to implement a parallel digital finite impulse response (FIR) filters for hardwired (fixed coefficients) implementation targeted for high performance. The proposed method employ a combination of two approaches: first, the reduction of the coefficients to N-Power-of-Two (NPT) terms, where the maximum numb...

متن کامل

Parameterized and Programmable Low Power Soft FIR Filtering IP Cores

In this paper, the authors present implementation of a number of low power FIR filter architectures to design reuse-able, programmable and parameterized soft FIR filter IP Cores and compare their performance in terms of area and power. An overall 22.1% power saving is achieved. The paper provides an analysis of the programmable cores and the impact of their constituent components on the overall...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999