Multi-Voltage Nanoscale CMOS Circuit Techniques
نویسندگان
چکیده
The excessive power dissipation is a major obstacle against the further scaling and the enhancement of the integrated circuit technologies. Several new techniques for the design of low power and high performance integrated circuits are proposed in this dissertation. Particular emphasis is placed on suppressing the leakage currents while enhancing the reliability in deeply scaled nanometer CMOS technologies.
منابع مشابه
Small-area and compact CMOS emulator circuit for CMOS/nanoscale memristor co-design
In this paper, a CMOS emulator circuit that can reproduce nanoscale memristive behavior is proposed. The proposed emulator circuit can mimic the pinched hysteresis loops of nanoscale memristor memory's current-voltage relationship without using any resistor array, complicated circuit blocks, etc. that may occupy very large layout area. Instead of using a resistor array, other complicated circui...
متن کاملImproving Linearity of CMOS Variable-gain Amplifier Using Third-order Intermodulation Cancellation Mechanism and Intermodulation Distortion Sinking Techniques
This paper presents an improved linearity variable-gain amplifier (VGA) in 0.18-µm CMOS technology. The linearity improvement is resulted from employing a new combinational technique, which utilizes third-order-intermodulation (IM3) cancellation mechanism using second-order-intermodulation (IM2) injection, and intermodulation distortion (IMD) sinking techniques. The proposed VGA gain cell co...
متن کامل2×VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65-nm CMOS process
With the consideration of low standby leakage in nanoscale CMOS processes, a new 2×VDD-tolerant ESD clamp circuit was presented in this paper. The new ESD clamp circuit had a high-voltage-tolerant ESD detection circuit to improve the turn-on efficiency of the silicon-controlled-rectifier-based (SCRbased) ESD device. This design had been successfully verified in a 65-nm CMOS process. The leakage...
متن کاملA New Approach for Low Voltage CMOS based on Current-controlled Conveyors
Abstract In his paper a new current-controlled conveyor (CCCII) in CMOS technology is presented. It features, low supply voltage (±0.7), low power consumption, low circuit complexity, rail to rail operation and wide range parasitic resistance ( ). The circuit has been successfully employed in a multifunction biquad filter. Simulation results by HSPICE show high performance of the circuit and c...
متن کاملDesign Challenges of Analog-to-Digital Converters in Nanoscale CMOS
This paper discusses issues in the design of analog-todigital converters (ADCs) in nanoscale CMOS and introduces some experimental designs incorporating techniques to solve these issues. Technology scaling increases the maximum conversion rate, but it decreases the gain and the SNR. To maintain a high SNR level despite the lowvoltage operation, the power consumption needs to be increased. Becau...
متن کامل