Reconfigurable Discrete Wavel.et Transform Architecture for Advanced Multimedia Systems
نویسندگان
چکیده
In this paper, a novel reconfigurable discrete wavelet transform architecture is proposed to meet the diverse computing requirements of advanced multimedia systems. The proposed architecture mainly consists of reconfigurable processing element array and reconfigurable address generator, featuring dynamically reconfigurable capability where the wavelet filter kernels and wavelet decomposition structures can be reconfigured at run-time with little overhead. The lifting-based reconfigurable processing element array possesses better computational efficiency than convolution-based architecture, and a systematic design method is provided to generate the hardware configurations of different wavelet filter kernels for it. The reconfigurable address generator handles flexible address generation for data I t0 access i n different wavelet decomposition structures. A prototyping chip has been fabricated by TSMC 0.35pm IPJM CMOS process, and at 50MHz. it can achieve at most IOOM pixellsec transform throughput, proving it to be a universal and extremely flexible computing engine for advanced multimedia systems.
منابع مشابه
Reconfigurable Discrete Wavelet Transform Processor for Heterogeneous Reconfigurable Multimedia Systems
In this paper, a novel reconfigurable discrete wavelet transform processor architecture is proposed to meet the diverse computing requirements of future generation multimedia SoC. The proposed architecture mainly consists of reconfigurable processing element array and reconfigurable address generator, featuring dynamically reconfigurable capability where the wavelet filters and wavelet decompos...
متن کاملImplementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey
Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely...
متن کاملFPGA Fully Reconfigurable Lifting Kernel for Multimedia Processing
In this paper a fully reconfigurable lifting kernel specifically designed for multimedia processing on FPGA is addressed. In particular since nowadays services such as video-conferencing, HDTV and Internet browsing are actually of great concern due to new multimedia technologies, the proposed core can be successfully employed in many different environments. First some theoretical issues about t...
متن کاملNovel Polymorphic Reconfigurable Hardware Support for Discrete Wavelet Transform
Real-time multimedia processing empowers many sensitive multimedia services including video surveillance, telemedicine, e-learning etc. While several hardware architectures have been proposed in the research literature to support these primitives, they fail to address applications whose performance and resource requirements have a dynamic aspect. We introduce a Polymorphic Wavelet Architecture ...
متن کاملArchitectural Exploration of the ADRES Coarse-Grained Reconfigurable Array
Reconfigurable computational architectures are envisioned to deliver power efficient, high performance, flexible platforms for embedded systems design. The coarse-grained reconfigurable architecture ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) and its compiler offer a tool flow to design sparsely interconnected 2D array processors with an arbitrary number of functional u...
متن کامل