Low-Power, High-Performance TTA Processor for 1024-Point Fast Fourier Transform
نویسندگان
چکیده
Transport Triggered Architecture (TTA) offers a cost-effective tradeoff between the size and performance of ASICs and the programmability of general-purpose processors. This paper presents a study where a high performance, low power TTA processor was customized for a 1024-point complexvalued fast Fourier transform (FFT). The proposed processor consumes only 1.55 μJ of energy for a 1024-point FFT. Compared to other reported FFT implementations with reasonable performance, the proposed design shows a significant improvement in energy-efficiency.
منابع مشابه
A Low-Power Globally Synchronous Locally Asynchronous FFT Processor
Low-power design became crucial with the widespread use of the embedded systems, where a small battery has to last for a long period. The embedded processors need to efficient in order to achieve real-time requirements with low power consumption for specific algorithms. Transport Triggered Architecture (TTA) offers a cost-effective trade-off between the size and performance of ASICs and the pro...
متن کاملA Low-Power, High-Performance, 1024-Point FFT Processor
This paper presents an energy-efficient, single-chip, 1024-point fast Fourier transform (FFT) processor. The 460 000transistor design has been fabricated in a standard 0.7 m (Lpoly = 0:6 m) CMOS process and is fully functional on firstpass silicon. At a supply voltage of 1.1 V, it calculates a 1024-point complex FFT in 330 s while consuming 9.5 mW, resulting in an adjusted energy efficiency mor...
متن کاملA Pipeline Fft Processor
In this paper, we discuss the design and implementation of a high-speed, low power 1024-point pipeline FFT processor. Key features are flexible internal data length and a novel processing element. The FFT processor, which is implemented in a standard 035 pm CMOS process, is efficient in term of power consumption and chip area.
متن کاملA Low-Power High Throughput Configurable FFT/IFFT Processor for WLAN and WiMax Protocols
This paper presents a configurable Fast Fourier Transform (FFT) processor targeting the IEEE 802.11n (WLAN) and the IEEE 802.16 (WiMax) wireless protocols. Such processor is based upon the Radix-2 SinglePath Delay Feedback (R2SDF) architecture and can be configured to operate on 64/128/512/1024/2048-point sequences. It was synthesized for a 90nm commercial standard-cells library by using Synops...
متن کاملHardware implementation low power high speed FFT core
In recent times, DSP algorithms have received increased attention due to rapid advancements in multimedia computing and high-speed wired and wireless communications. In response to these advances, the search for novel implementations of arithmetic-intensive circuitry has intensified. For the portability requirement in telecommunication systems, there is a need for low power hardware implementat...
متن کامل