A DAG-Based Design Approach for Recon gurable VLIW Processors
نویسندگان
چکیده
for Recon gurable VLIW Processors Cesare Alippi William Fornaciari Laura Pozzi Mariagiovanna Sami Dip. di Elettronica e Informazione, Politecnico di Milano, ITALY falippi,fornacia,lpozzi,[email protected] Abstract This paper explores the possibility of enabling a partial customisability of the Instruction Set of Very Long Instruction Wold processors for embedded applications, by exploiting Field Programmable Gate Arrays technology. A formal methodology is presented leading to selection of the application critical parts, whose RFUs (Recongurable Functional Units) implementation allows the reduction of overall execution time. Experiments performed on representative benchmarks show the applicability of the proposed approach.
منابع مشابه
ACT: A Cluster Co-Processor for 3G Baseband Wireless
Architectures for wireless systems have traditionally been designed to meet real-time requirements, t on a limited die area, and operate within a low power budget. These conditions are usually met by implementing compute-intensive operations in an application speci c integrated circuit (ASIC). ASIC design is both expensive and time consuming. ASICs also suffer in that even minor evolutionary ...
متن کاملA Novel Dynamic Task Scheduling Algorithm for Grid Networks with Recon gurable Processors
The incorporation of recon gurable processors in computational grids promises to provide increased performance without compromising exibility. Consequently, grid networks (such as TeraGrid) are utilizing recon gurable computing resources next to general-purpose processors (GPPs) in their computing nodes. The near-optimal utilization of resources in a grid network considerably depends on the app...
متن کاملObject oriented development method for recon®gurable embedded systems
The authors present a novel method for developing recon®gurable systems targeted at embedded system applications. The paper shows how an existing object oriented design method (MOOSE) has been adapted to include recon®gurable hardware (FPGAs). Previous research on recon®gurable computing has concentrated on the ef®cient mapping of algorithms to FPGAs. It must be realised that recon®gurable hard...
متن کاملReconngurable Computing: Architectures, Models and Algorithms Current Science: Special Section on Computational Science
ion Mapping Parameters Scheduling Figure 2: Traditional Design Synthesis Approach and the Model-based Approach One major problem in using FPGAs to speed-up a computation is the design process. The \standard CAD approach" used for digital design is typically employed (see Figure 2). The required functionality is speci ed at a high level of abstraction via an HDL or a schematic. FPGA libraries sp...
متن کاملAlgorithm Partioning and Scheduling for Adaptive Computers
Doss, Christopher Cornelius. Algorithm Partitioning and Scheduling for Adaptive Computers (Under the direction of Dr. Clay S. Gloster Jr. and Dr. Winser E. Alexander.) Adaptive, or recon gurable, computing has emerged as a viable computing option for computationally intensive applications. (We use the terms adaptive and recon gurable interchangeably). Here, an adaptive computer is a computer sy...
متن کامل