An FPGA based Stereoptic Image Capture System .
نویسندگان
چکیده
Stereopsis, the perception of depth of an object within a scene viewed from two different points is often modelled in an effort to generate three-dimensional information from a dual image capture. This paper presents an FPGA based hardware prototype of a stereoscopic capture system using a pair of CMOS image sensors. Data buffering and pipelining methods are employed using FPGA control of embedded SRAM and DPRAM memory. Captured realtime dual image data is displayed on a VGA display and concurrently transferred, via USB, to a host PC, enabling the development of host-based 3D image processing algorithms. Concurrent migration of data from image sensor pair to VGA, C++, and MATLAB is demonstrated.
منابع مشابه
Implementation of VlSI Based Image Compression Approach on Reconfigurable Computing System - A Survey
Image data require huge amounts of disk space and large bandwidths for transmission. Hence, imagecompression is necessary to reduce the amount of data required to represent a digital image. Thereforean efficient technique for image compression is highly pushed to demand. Although, lots of compressiontechniques are available, but the technique which is faster, memory efficient and simple, surely...
متن کاملField Programmable Gate Array–based Implementation of an Improved Algorithm for Objects Distance Measurement (TECHNICAL NOTE)
In this work, the design of a low-cost, field programmable gate array (FPGA)-based digital hardware platform that implements image processing algorithms for real-time distance measurement is presented. Using embedded development kit (EDK) tools from Xilinx, the system is developed on a spartan3 / xc3s400, one of the common and low cost field programmable gate arrays from the Xilinx Spartan fami...
متن کاملFPGA-based of Thermogram Enhancement Algorithm for Non-destructive Thermal Characterization
متن کامل
Design and Implementation of Stereo Vision Systems Based on FPGA for 3D Information
The purpose of this paper is to utilize Field Programmable Gate Array (FPGA) to perform stereo vision distance detection. However, the stereo vision built by two cameras makes memory space lacking and image process slow under the constraints of FPGA application. In this paper, efficient memory space allocation and hardware calculation for stereo vision detection built in a System on a Programma...
متن کاملDesign and evaluation of a hardware/software FPGA-based system for fast image processing
We evaluate the performance of a hardware/software architecture designed to perform a wide range of fast image processing tasks. The system architecture is based on hardware featuring a Field Programmable Gate Array (FPGA) co-processor and a host computer. A LabVIEW host application controlling a frame grabber and an industrial camera is used to capture and exchange video data with the hardware...
متن کامل