Improved PMOSFET Short-Channel Performance Using Ultra-Shallow Sio,gGeo.z Sourcemrain Extensions
نویسندگان
چکیده
A new method of forming low-resistance, ultra-shallow p+ junctions for improved PMOSFET short-channel performance is presented. Ultra-shallow Sio,8Geo,2/Si heterojunctions self-aligned to the gate electrode are formed by Ge ion implantation. Afterwards, sidewall spacers are formed and a deep B implant is performed to form the deep source/drain (S/D) contact regions. Upon post-implant annealing, B diffuses rapidly in the ultrashallow Sio.8Geo.2 regions to form low resistivity extensions to the channel. As compared to a conventional LDD process, this new process provides significantly lower S/D-extension sheet resistance and superior PMOSFET short-channel behavior (drive current, threshold voltage roll-off, drain-induced barrier lowering). It eliminates the need for ultra-shallow B implantation as well as specialized rapid thermal annealing processes designed to minimize transient enhanced diffusion.
منابع مشابه
Advanced Gate Materials and Processes for Sub - 70 nm CMOS Technology
Advanced Gate Materials and Processes for Sub-70 nm CMOS Technology The continued evolution of CMOS technology beyond the 90 nm technology node will most likely be driven by advances in materials engineering and process integration. Fundamental changes in the materials used in the MOSFET gate stack will become necessary as will novel processing techniques and device structures. These in turn wi...
متن کاملImpact of single pMOSFET dielectric degradation on NAND circuit performance
Degradation of CMOS NAND logic circuits resulting from dielectric degradation of a single pMOSFET using constant voltage stress has been examined by means of a switch matrix technique. As a result, the NAND gate rise time increases by greater than 65%, which may lead to timing errors in high frequency digital circuits. In addition, the NAND gate DC switching point voltage shifts by nearly 11% w...
متن کاملInvestigation of Single pMOSFET Gate Oxide Degradation on NOR Logic Circuit Operability
The impact of gate oxide degradation of a single pMOSFET on the performance of the CMOS NOR logic circuit has been examined using a switch matrix technique. A constant voltage stress of -4.0V was used to induce a low level of degradation to the 2.0nm gate oxide of the pMOSFET. Characteristics of the CMOS NOR logic circuit following gate oxide degradation are analyzed in both the DC and V-t doma...
متن کاملDegradation of Rise Time in NAND Gates
CMOS NAND gate circuit performance degradation caused by a single pMOSFET wearout induced by constant voltage stress in 2.0 nm gate dielectrics is examined using a switch matrix technique. The NAND gate rise time is found to increase by approximately 64%, which may lead to timing errors in high frequency digital circuits. The degraded pMOSFET reveals that a decrease in drive current by 41% and ...
متن کاملImproved drain current characteristics of tunnel field effect transistor with heterodielectric stacked structure
In this paper, we proposed a 2-D analytical model for electrical characteristics such as surface potential, electric field and drain current of Silicon-on-Insulator Tunnel Field Effect Transistor (SOI TFETs) with a SiO2/High-k stacked gate-oxide structure. By using superposition principle with suitable boundary conditions, the Poisson’s equation has been solved to model the channel r...
متن کامل