Exploiting reliable features of asynchronous circuits for designing low-voltage components in FD-SOI technology
نویسندگان
چکیده
Article history: Received 1 July 2015 Received in revised form 7 July 2015 Accepted 8 July 2015 Available online xxxx
منابع مشابه
Low voltage logic circuits exploiting gate level dynamic body biasing in 28nm UTBB FD-SOI
In this paper, the recently proposed gate level body bias (GLBB) technique is evaluated for low voltage logic design in state-of-the-art 28 nm ultra-thin body and box (UTBB) fully-depleted silicon-oninsulator (FD-SOI) technology. The inherent benefits of the low-granularity body-bias control, provided by the GLBB approach, are emphasized by the efficiency of forward body bias (FBB) in the FD-SO...
متن کاملQDI asynchronous circuits for low power applications: a comparative study in technology FD-SOI 28 nm
P ower consumption is becoming a critical concern in nowadays digital circuits’ design, especially for battery powered portable applications. In this context, asynchronous circuits represent one of the possible solutions for addressing power consumption issues, they can operate correctly at extremely low power supplies and are conceptually robust to PVT variation. This paper evaluates the power...
متن کاملA 1-V Cyclic A/D Converter Using FD-SOI Sample/Hold Circuits for Sensor Networks
A cyclic A/D conversion circuit technique for sensor networks has been developed using 0.2-μm CMOS/FD-SOI technology. The FD-SOI analog switches can lower the supply voltage without degrading accuracy because of their negligible body effect. The proposed A/D converter achieves operation at the supply voltage of 1 V or less and can handle a sampling frequency ranging from 8 Sps to 8 kSps with a ...
متن کاملA Review of SOI Technology and its Applications
Substrate engineering [1] has enabled the industry to overcome many of the limitations encountered by traditional scaling. As a result, device architecture and engineered substrates have become strongly coupled, a coupling that is growing stronger as the IC industry moves to the 32 nm technology node and beyond. Substrate engineering started in earnest with the industry transition to SOI wafers...
متن کامل0.42-V 576-kb 0.15-μm FD-SOI SRAM with 7T/14T Bit Cells and Substrate Bias Control Circuits for Intra-Die and Inter-Die Variability Compensation
1. Abstract We propose 7T/14T FD-SOI SRAM with a substrate bias control mechanism. The 14T configuration suppresses intra-die variation in a bit cell. The substrate bias control circuits detect a threshold voltage and automatically change it with the substrate bias. Thereby, the inter-die variation is suppressed. By combining these two schemes, we confirmed that a 576-kb SRAM test chip in a 0.1...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- Microelectronics Reliability
دوره 55 شماره
صفحات -
تاریخ انتشار 2015