Low Power and Efficient Dadda Multiplier
نویسندگان
چکیده
In this study an area optimized Dadda multiplier with a data aware Brent Kung adder in the final addition stage of the Dadda algorithm for improved efficiency has been described in 45 nm technology. Currently the trend is to shift towards low area designs due to the increasing cost of scaled CMOS. An area reduced full adder is the key component in our design. It uses lesser number of gates than conventional design and hence lesser area and delay. The data aware Brent Kung adder in the final addition stage helps in reducing dynamic power as it reduces switching activity depending on the inputs. We have compared the results to the existing benchmark designs and our experimental results show that we have been capable of reducing the area by 13.011% and total power by 26.1% with only a slight increase in the delay.
منابع مشابه
A Design Technique for Faster Dadda Multiplier
AbstractIn this work faster column compression multiplication has been achieved by using a combination of two design techniques: partition of the partial products into two parts for independent parallel column compression and acceleration of the final addition using a hybrid adder proposed in this work. Based on the proposed techniques 8, 16, 32 and 64bit Dadda multipliers are developed and com...
متن کاملEfficient Hybrid Method for Binary Floating Point Multiplication
This paper presents a high speed binary floating point multiplier based on Hybrid Method. To improve speed multiplication of mantissa is done using Hybrid method replacing existing multipliers like Carry Save Multiplier, Dadda Multiplier and Modified Booth Multiplier. Hybrid method is a combination of Dadda Multiplier and Modified Radix-8 Booth Multiplier. The design achieves high speed with ma...
متن کاملPower Efficient adder Cell For Low Power Bio MedicalDevices
In this paper a new design of full adder cell based on Sense Energy Recovery concept using novel exclusive NOR gates is presented. Low-power consumption and delay are targeted in implementation of our design. The circuit designed is optimized for low power at 0.18-μm and 0.09 μm CMOS process technologies in full custom environment. The new circuit has been compared to the existing work based on...
متن کاملA Novel high-speed transistorized 8x8 Multiplier using 4-2 Compressors
In this paper, a novel implementation of 8x8 Multiplier using 4-2 Compressors is presented; which produces quick results, especially for use in Digital Signal Processors and in Microprocessors. This multiplier uses a new partial-product reduction format which consecutively reduces the maximum output delay. The new design of multiplier requires less number of MOSFET’s compared to Wallace Tree Mu...
متن کاملImplementation of Dadda and Array Multiplier Architectures Using Tanner Tool
The heart of the MAC unit is the multiplier. Multipliers are the fundamental components in all digital processing systems. Many research efforts have been devoted to reducing the power dissipation of different multipliers. The largest contribution to the power consumption in a multiplier is due to generation and reduction of partial products. Among multipliers, tree multipliers are used in high...
متن کامل