Single Edge Triggered Static D Flip-Flops: Performance Comparison
نویسندگان
چکیده
Due to fast growth of portable devices, power consumption and timing delays are the two important design parameters in high speed and low power VLSI design arena. In this paper we presents the comparison of single edge triggered static D flip-flop designs to show the benefit of power consumption ,delay and power delay product on the basis of area efficiency.
منابع مشابه
Design of Static Flip-Flops for Low-Power Digital Sequential Circuits
In this paper, we correlated various Master and slave flip-flops i.e., single edge triggered flipflops. The low-power flip-flops have place utmost necessary elements all the range of the constructing static or successive circuits. We accomplish the comparison for their performance, Delay, Rise time, Fall Time and Power dissipation. Because Power confide in the number of transistors in the circu...
متن کاملTwo Novel D-Flip Flops with Level Triggered Reset in Quantum Dot Cellular Automata Technology
Quantum dot cellular automata (QCA) introduces a pioneer technology in nano scale computer architectures. Employing this technology is one of the solutions to decrease the size of circuits and reducing power dissipation. In this paper, two new optimized FlipFlops with reset input are proposed in quantum dot cellular automata technology. In addition, comparison with related works is performed.Th...
متن کاملA High Speed Explicit Pulsed Dual Edge Triggered D Flip Flop
This paper presents an efficient explicit pulsed static dual edge triggered flip flop with an improved performance. The proposed design overcomes the drawbacks of the dynamic logic family and uses explicit clock pulse generator approach to achieve dual edge triggering. The proposed flip-flop is compared with existing explicit pulsed dual edge triggered flip-flops. Based on the simulation result...
متن کاملA Single Latch, High Speed Double-edge Triggered Flip-flop (detff)
This paper describes an original circuit design of a static CMOS double-edge triggered flip-flop (DETFF). Doubleedge triggered (DET) flip-flops are bistable flip-flop circuits in which data is latched at either edge of the clock signal. Using such flip-flops permits the rate of data processing to be preserved while using lower clock frequency (as compared to a circuit with single-edge triggered...
متن کاملComparison of Conditional Techniques for Implicit and Explicit Pulsed- Triggered Flip-flops in Terms of Power and Delay
This paperreviews the three Conditional techniques for high performance flip-flops namely Conditional Precharge, Conditional Capture and Conditional Discharge. The classification of these techniques is based on how to prevent or reduce the unnecessary internal switching activities and reviewed in terms of Power and Delay.Comparison summary of flip-flops characteristics based on these techniques...
متن کامل