A 10-bit 80-MS/s opamp-sharing pipelined ADC with a switch-embedded dual-input MDAC
نویسنده
چکیده
Abstract: A 10-bit 80-MS/s opamp-sharing pipelined ADC is implemented in a 0.18m CMOS. An opampsharing MDAC with a switch-embedded dual-input opamp is proposed to eliminate the non-resetting and successive-stage crosstalk problems observed in the conventional opamp-sharing technique. The ADC achieves a peak SNDR of 60.1 dB (ENOB = 9.69 bits) and a peak SFDR of 76 dB, while maintaining more than 9.6 ENOB for the full Nyquist input bandwidth. The core area of the ADC is 1.1 mm and the chip consumes 28 mW with a 1.8 V power supply.
منابع مشابه
Switch-embedded opamp-sharing MDAC with dual-input OTA in pipelined ADC
A switch-embedded opamp-sharing multiplying digital-to-analogue converter (MDAC) with dual-input-differential-pair operational transconductance amplifier (OTA) is proposed to eliminate the non-resetting and successive-stage crosstalk problems in the conventional opampsharing technique. A 10-bit 80 MS/s pipelined analogue-to-digital converter (ADC) is implemented in a 0.18 mm CMOS process by usi...
متن کاملLow-Power Circuit Techniques for Low-Voltage Pipelined ADCs Based on Switched-Opamp Architecture
This paper proposes useful circuit structures for achieving a low-voltage/low-power pipelined ADC based on switched-opamp architecture. First, a novel unity-feedback-factor sample-and-hold which manipulates the features of switched-opamp technique is presented. Second, opamp-sharing is merged into switched-opamp structure with a proposed dual-output opamp configuration. A 0.8-V, 9-bit, 10-Msamp...
متن کاملA 10-bit 250MS/s Pipelined ADC With a Merged S/H & 1 Stage Using an Optimal Opamp Sharing Technique
This paper presents a very high-speed low-power 10bit pipelined ADC in a 90nm CMOS technology. A modified opamp-sharing technique is proposed which enables merging the S/H and first stage with optimum power saving. The new technique saves power by changing the bias currents of the input and output stages of the amplifier. Stage scaling and low power dynamic comparators are also utilized to redu...
متن کاملA 12-bit CMOS Ratio-Independent Algorithmic Analog-to-Digital Converter
This paper proposes a 1.5 V 12-b CMOS ratio-independent algorithmic analog-to-digital converter (ADC) based on a capacitor-mismatch insensitive technique. A novel switched-capacitor multiplying digital-to-analog converter (MDAC) with an accurate gain of two is proposed for an algorithmic ADC. The proposed MDAC architecture requires only one opamp in four phases to generate the next residue outp...
متن کاملParallel correlated double sampling technique for pipelined analogue-to-digital converters
Introduction: In a switch-capacitor realisation of the multiplying digitalto-analogue converter (MDAC) used in algorithmic and pipeline analogue-to-digital converters (ADCs), the settling behaviour of the opamp determines the speed and accuracy of the ADC. Fast settling requires high unity gain bandwidth, while accurate settling requires a high DC gain. As gate lengths continue to shorten, high...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2011