An RT-level fault model with high gate level correlation
نویسندگان
چکیده
With the advent of new the RT-level design and test flows, new tools are needed to migrate at the RT-level the activities of fault simulation, testability analysis, and test pattern generation. This paper focuses on fault simulation at the RT-level, and aims at exploiting the capabilities of VHDL simulators to compute faulty responses. The simulator was implemented as a prototypical tool, and experimental results show that simulation of a faulty circuit is no more costly than simulation of the original circuit. The reliability of the fault coverage figures computed at the RT-level is increased thanks to an analysis of inherent VHDL redundancies, and by foreseeing classical synthesis optimizations. A set of “rules” is used to compute a fault list that exhibits good correlation with stuck-at faults.
منابع مشابه
Effective Techniques for High-Level ATPG
The ASIC design flow is rapidly moving towards higher description levels, and most design activities are now performed at the RT-level. However, test-related activities are lacking behind this trend, mainly since effective fault models and test pattern generation tools are still missing. This paper proposes techniques for implementing a high-level ATPG. The proposed algorithm mixes a code cover...
متن کاملEvaluation of Test Strategies in Vhdl Descriptions: a Case Study
Current design processes are based on top down methodologies, using hardware description languages as the input of the design flow. This trend motivates changes in the test generation and fault simulation processes in order to establish an efficient method to evaluate test strategies at high abstraction levels. To make this possible it is necessary to adopt a fault model compatible with the cir...
متن کاملHow an "Evolving" Fault Model Improves the Behavioral Test Generation
By considering test costs at behavioral level, test problems can be pointed out during the first phases of the design flow. Thus, in case either some testability problems are identified or the size (and hence the cost) of the test set results to be too high, the designer or the high level synthesis tool can modify the circuit to reduce such testability problems. The main problem is the correspo...
متن کاملAssembling Low-Level Tests to High-Level Symbolic Test Frames
A hierarchical test generation approach for digital systems which uses register-transfer (RT) and gate level system descriptions is presented. The proposed test generator implements novel fault simulation and test generation approaches based on alternative graph models. A uniform fault model and uniform simulation and decision procedures are used at both levels. Experimental results showing the...
متن کاملMulti-Level Fault Simulation of Digital Systems on Decision Diagrams
A new method for hierarchical fault simulation based on multi-level Decision Diagrams (DD) is proposed. We suppose that a register transfer (RT) level information along with gate-level descriptions for blocks of the RT level structure are available. Decision diagrams (DDs) are exploited as a uniform model for describing circuits at these representation levels. The approach proposed allows to re...
متن کامل