ASCEnD: A Standard Cell Library for Semi-Custom Asynchronous Design
نویسندگان
چکیده
The asynchronous circuit design paradigm provides a practical solution for several challenges and constraints of current and future technologies to build integrated circuits and systems. However, there is little electronic design automation support for this paradigm. This work presents a standard cell library designed to support a semi-custom approach in the design of asynchronous integrated circuits in 65nm. The library counts with a parameterizable design flow that allows it to be ported to different CMOS technologies with some degree of automation. Over five hundred components compose the current version of the library. Several case studies have been synthesized using the library components, all validated at the layout level. Keywords— Asynchronous circuits, semi-custom design, standard-cell library, null-convention logic, C-element
منابع مشابه
Design of a High-Speed UART VLSI Library Cell
We present the sampling and decoding algorithm and the VLSI implementation of a high-speed UART (Universal Asynchronous ReceiverTransmitter) library cell to be used in custom or semi-custom VLSI chip designs. Our approach to data recovery, which is based on signal preprocessing and an innovative decoding algorithm, operates with as few as 2 samples per bit time, thus achieving a high communicat...
متن کاملCharacteristics of a Semi-Custom Library Development System
Standard cell and gate array macro libraries are in common use with workstation CAD tools for ASIC semi-custom application and have resulted in significant improvements in the overall design efficiencies as contrasted with custom design methodologies. Similar design methodology enhancements in providing for the efficient development of the library cells is an important factor in responding to t...
متن کاملA Standard Cell Based Synchronous Dual-Bit Adder with Embedded Carry Look-Ahead
A novel synchronous dual-bit adder design, realized using the elements of commercial standard cell libraries is presented in this article. The adder embeds two-bit carry look-ahead generator functionality and is realized using simple and compound gates of the standard cell library. The performance of the proposed dualbit adder design is evaluated and compared vis-à-vis the conventional full add...
متن کاملFPGA Design Migration: Some Remarks
Problems facing in design migration from FPGA to standard cells design approach are discussed. Standard cell implementation of a parallel multiplier with bit-sequential input and output, using FPGA design as a prototype is considered. It is shown that careful redesign is required, because of incompatibility of the cell libraries. Also the FPGA design complexities don't present any relation to d...
متن کاملSynthesizing Asynchronous Micropipelines with Design Compiler
We present an asynchronous micropipeline synthesis flow supporting conventional synthesizable HDL specifications. Using Synopsys Design Compiler as the front-end interfacing behavior specification, the synthesis core and the final netlist front-end ensures easy integration into conventional design flow. With our RTL to micropipeline re-implementation engine in the backend, conventional HDL spec...
متن کامل