Performance Evaluation of a Bufferless N x N Synchronous Clos ATM Switch with Priorities and Space Preemption

نویسندگان

  • Arne A. Nilsson
  • Fuyung Lai
  • Harry G. Perros
چکیده

We consider a synchronized bufferless Clos ATM switch with input cell processor queues. The arrival process to each input port of the switch is assumed to be bursty and it is modeled by an Interrupted Bernoulli Process. Two classes of cells are considered. Service in an input cell processor queue is head-of-the-line without preemption. In addition, space preemption is used. That is, a high priority cell arriving at a full queue takes the space occupied by the low priority cell with the least waiting time in the queue but not the one in service. Each cell processor queue is modeled as a priority IBP/Geo/l/K+l queue with space preemption. We present an exact analysis of the priority queue.The results obtained are then used in an approximation algorithm for the analysis of the ATM switch. "Supported in part by DARPA under grant no. DAEA18-90-c-0039.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

An Approximate Analysis of a Bufferless N x N Synchronous Clos ATM Switch

We consider a synchronized bufferless Clos ATM switch with input cell processor queues. The arrival process to each input port of the switch is assumed to be bursty and it is modeled by an Interrupted Bernoulli Process. Each cell processor queue is modeled as an IBP /Geo/l/K queue. We present an exact analysis of the IBP /Geo/l queue and IBP /Geo/l/K queue. These results are then used in an app...

متن کامل

A Queueing Model of a Bufferless Synchronous Clos ATM Switch with Head-of-Line Priority and Push-Out

We consider a synchronized bufferless Clos ATM switch with input cell processor queues. The arrival process to each input port of the switch is assumed to be bursty and it is modeled by an Interrupted Bernoulli Process. Two classes of cells are considered. Service in an input cell processor queue is head-of-line without preemption. In addition, push-out is used. That is, a high priority cell ar...

متن کامل

Distro: a distributed static round-robin scheduling algorithm for bufferless Clos-Network switches

AbslradThe Clos-nehuork is widely recognized as a s.ealable arehitechlre for high-performance switches and routerr. Since more contention points are introduced in the multistage network, eel1 buffers are commonly used to resolve the contention. Recently, several scheduling algorithms hare been proposed for the buffered ClosNetwork switches. These approaches will came either mis-sequence or memo...

متن کامل

Clos-knockout: a Large-scale Modular Multicast Atm Switch

A large-scale modular multicast ATM switch based on a three-stage Clos network architecture is proposed and its performance is studied in this paper. The complexity of our proposed switch is N p N if the switch size is N N. The rst stage of the proposed multicast switch consists of n sorting modules, where n = p N. Each sorting module has n inputs and n outputs and is responsible for traac dist...

متن کامل

M1, M2, ..., Mk/G1, G2,..., Gk/l/N Queue with Buffer Division and Push-Out Schemes for ATM Networks (RESEARCH NOTE)

In this paper, loss probabilities and steady state probabilities of data packets for an asynchronous transfer mode (ATM) network are investigated under the buffer division and push-out schemes. Data packets are classified in classes k which arrive in Poisson fashion to the service facility and are served with general service rate under buffer division scheme, finite buffer space N is divided in...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2007