Power Lock
نویسنده
چکیده
The concept of Grid computing has been in the making since the 1960’s, but it took quite some time up to the late 1990’s, with the advent of faster networks and better understanding of distributed computing, that some of those concepts were realized. Even now, the world’s computer networks are very primitive as compared to other networks, such as the electrical power grid, the telephone network, or radio and television networks, which have matured over a long period to provide pervasive access to these resources. Such a kind of pervasive access to computing power is yet to be delivered to people’s homes by contemporary computer networks.
منابع مشابه
طراحی PLL دو حلقه ای مبتنی بر آشکارسازی فاز پنجرهای با سرعت قفل بالا، توان مصرفی و اسپور مرجع پایین
In this paper, a dual loop PLL with short locking time, low power consumption and low reference spur is presented. The output frequency and reference frequency of the designed circuit are 3.2 GHz and 50 MHz, respectively, aimed to WiMAX applications. In the proposed circuit in locked state, some parts of the circuit could be powered off, to reduce overall power consumption. Phase detection in t...
متن کاملA 2.3-4GHz injection-locked clock multiplier with 55.7% lock range and 10-ns power-on
A frequency agile multiplying injection-locked oscillator (MILO) suitable for fast power cycling was designed in 65nm GP CMOS. Edge detectors and multiple injection sites extend the lock range of the x4 multiplier to 36.3% of its free-running frequency. Lock range is further extended to 55.7% (2.3-4 GHz) by using 2 MILOs with adjacent lock ranges. Monitoring circuits identify the correct MILO a...
متن کاملA complete phase-locked loop power consumption model - Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings
A PLL power model that accurately estimates the power consumption during both lock and acquisition states is presented. The model is within 5% of circuit level simulation (SPICE) values. No significant power overhead (+/5% of the power consumed at the final frequency) is incurred during the acquisition process. 1. The PLL dynamic behavior The PLL can be described as a 2 order continuous time sy...
متن کاملImproving power efficiency with compiler-assisted cache replacement
Data cache in embedded systems plays the roles of both speeding up program execution and reducing power consumption. However, a hardware-only cache management scheme usually results in unsatisfactory cache utilization. In several new architectures, cache management details are accessible at instruction level, enabling the involvement of compiler for better cache performance. In particular, Inte...
متن کاملA low-power readout circuit for nanowire based hydrogen sensor
This paper presents a fully integrated lock-in amplifier intended for nanowire gas sensing. The nanowire will change its conductivity according to the concentration of an absorbing gas. To ensure an accurate nanowire impedance measurement, a lock-in technique is implemented to attenuate the low frequency noise and offset by synchronous demodulation or phase-sensitive detection (PSD). The dualch...
متن کامل