Advances in the CMP Process on Fixed Abrasive Pads for the Polishing of SOI-Substrates with High Degree of Flatness

نویسندگان

  • Martin Kulawski
  • Hannu Luoto
  • Kimmo Henttinen
  • Ilkka Suni
  • Frauke Weimar
  • Jari Mäkinen
چکیده

The new approach using Fixed Abrasive (FA) pads for polishing thick film Silicon-onInsulator (SOI) wafers after bonding and grinding process [1] has been further developed. The aim is a practicable industrial manufacturing process, where the major specifications especially in long term stability and removal rate should be achieved. In base line studies a stable removal rate on suitable level has been reached, while the degeneration of the total thickness variation (TTV) was limited to a clearly smaller value than that being typical for the standard stock removal polishing. The overall removal in these tests was adjusted to 2-3 μm, which removes all sub surface damage (SSD) from wafers ground by ultra fine grinding wheels with very small average abrasive particle size. The process has been able to remove all visible grindlines after removing less than 1.5 μm. In another test with a further developed high density FA pad, removal rates up to ~0.6 μm/min were achieved. The polished samples were further processed and characterized by capacitive thickness measurements gauges, optical surface inspection tool (“Magic mirror”), atomic force microscopy (AFM) and optical reflection measurements. INTRODUCTION The manufacturing of thick film silicon-on-insulator (SOI) substrates currently faces a limitation when concerning low TTV values. While grinding tools are able to provide wafers with flatness values of less than 0,5 μm TTV, the subsequent polishing needed for removing the grindlines as well as SSD often degenerates the wafers to a level above 1 μm TTV. This is caused first by the high amount of material removal needed in order to remove all damage and residues from conventional grinding and second by the inability of conventional polishing to take care of the special edge shape formed during the SOI manufacturing process. A strong emphasis to round the edge of the SOI device layer can be seen. Together with the general non-uniformity of the process this results in elevated TTV values when applying the often required stringent edge exclusion of 3 mm based on the handle wafer diameter. Due to the required edge grinding of the upper device wafer this often leads to an actual edge exclusion of only 1 mm to be met for the CMP processing. The introduced combination of grinding with ultra fine wheels leading to low SSD and the use of FA pads leads to strongly reduced material removal being needed by polishing on the one hand and to greatly increased uniformity due to the extreme good capability of FA pads for planarization and uniform removal on the other hand. Mat. Res. Soc. Symp. Proc. Vol. 816 © 2004 Materials Research Society K7.2.1

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Novel CMP Process on Fixed Abrasive Pads for the Manufacturing of Highly Planar Thick Film SOI Substrates

A new approach using Fixed Abrasive (FA) pads has been undertaken to overcome the problem of non-uniform thick film Silicon-on-Insulator (SOI) wafers after CMP polishing. The theoretical models indicating the advantages of the 2-body system of the fixed abrasive configuration vs. the conventional 3-body system of slurry based polishing have been convincingly demonstrated in practise upon experi...

متن کامل

Advanced CMP Processes for Special Substrates and for Device Manufacturing in MEMS Applications

The present work reports on studies and process developments to utilize the chemical mechanical planarization (CMP) technology in the field of micro electrical mechanical systems (MEMS). Approaches have been undertaken to enable the manufacturing of thick film SOI (silicon-on-insulator) substrates with a high degree of flatness as well as utilizing CMP for the formation of several novel MEMS de...

متن کامل

Integration of CMP Fixed Abrasive Polishing into the Manufacturing of Thick Film SOI Substrates

The specification for the total thickness variation (TTV) of the device layers on thick-film silicon on insulator (SOI) wafers tighten for future applications. Therefore, the bulk removal polishing process of current technology after grinding cannot meet the demands in terms of flatness. The currently required amount of material removal for polishing out the induced sub surface damage (SSD) of ...

متن کامل

AFM Study of Forces Between Polyurethane Pads and Ceria Nanoparticles

INTRODUCTION Interactions of the ceria particles with polyurethane surfaces are of great interest for polishing processes used in modern semiconductor industry. Specifically, ceria abrasive nanoparticles and polyurethane polishing pads are now broadly used in the process called Chemical-Mechanical Planarization/Polishing (CMP) [1,2,3]. To optimize the process of CMP, various chemicals, abrasive...

متن کامل

Preparation and Polishing Properties of Spherical Porous Silica Abrasive

Problem statement: Abrasive is one of key influencing factors on the polished surface quality in Chemical Mechanical Polishing (CMP). Solid abrasives in CMP slurries are easy to cause polishing scratches. It is well known that reducing the hardness of abrasives would improve the polished surface quality. Therefore, the change in structure or shape of the abrasives means a change in polished sur...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004