Timing Preserving Interface Transformations for the Synthesis of Behavioural VHDL
نویسندگان
چکیده
As VHDL spreads widely, its usage for abstract modeling and synthesis is limited by the simulation semantics, which necessitates the specification of the interface signal transitions at bit level with exact timing. This paper shows a methodology to model the interface of a behavioural description suited for high level synthesis where different abstraction levels are separated. It shows the transformations to generate a RT data path while holding the exact simulation semantics at the interface.
منابع مشابه
Design procedure based on VHDL language transformations
One of the major problems within the VHDL based behavioral synthesis is to start the design on higher abstraction level than the register transfer level (RTL). VHDL semantics was designed strictly for simulation, therefore it was not considered as high-level synthesis language. A novel synthesis procedure was developed, which uses the methodology of high level synthesis. It starts from an abstr...
متن کاملA VHDL Component Model for Mixed Abstraction Level Simulation and Behavioral Synthesis*
In the high-level synthesis domain, the integration of user defined RT components in the algorithmic specification plays an important role. The implementation of VHDL models emulating specific functional and timing behavior at the algorithmic level is expensive and time-consuming. Moreover, particular functional and timing behavior can only be implemented at the RT level, e.g. interrupt handlin...
متن کاملA Scalable Hardware Library for the Rapid Prototyping of SDL Specifications
A known problem in the area of hardware/software codesign is the selection of the proper interface between the different parts of the design. This paper presents a technique which eases the selection by combining different synthesis techniques together with rapid prototyping. Application field of the technique is the design of communication systems where C and VHDL are generated from a specific...
متن کاملAn Approach to Hardware Synthesis from a System Java Specification*
In this paper we present a new approach to HW/SW co-design starting from a system specification using the Java programming language. A novel compiler front-end is described that extracts all the needed information of the given specification and represents it in an Object-Oriented (OO) intermediate representation graph. It exploits diffe rent levels of parallelism to permit efficient binding ont...
متن کاملInterface Logic Generation for VHDL-Specified Components
This paper presents a new approach to automate the generation of interface logic required to interface two components, possibly with incompatible communication protocols. Our tool is specifically targeted to handle synchronous and asynchronous protocols with diverse timing constraints such as propagation, setup and hold times and multiple operation modes such as read, write and burst mode. Sinc...
متن کامل