A VLSI Systolic Array Architecture for Computation of Third-Order Cumulants for Two-Dimensional Signals
نویسندگان
چکیده
منابع مشابه
FPGA Based Parallel Architecture for the Computation of Third-Order Cross Moments
Higher-order Statistics (HOS), also known as cumulants, cross moments and their frequency domain counterparts, known as poly spectra have emerged as a powerful signal processing tool for the synthesis and analysis of signals and systems. Algorithms used for the computation of cross moments are computationally intensive and require high computational speed for real-time applications. For efficie...
متن کاملA Uni ed Systolic Array for Fast Computation of the DCT/DST/DHT
This paper proposes a two-dimensional (2-D) VLSI architecture using a uni ed systolic array for fast computation of the discrete cosine transform/discrete sine transform/discrete Hartley transform (DCT/DST/DHT). The N -point discrete transform is decomposed into evenand oddnumbered frequency samples and they are computed independently at the same time. The proposed uni ed systolic array archite...
متن کاملSystematic synthesis of parallel architectures for the computation of higher order cumulants
Fine granularity parallel architectures for the eecient estimation of Higher Order Statistics are systematically derived in this paper. A uniied methodology for constructing Locally Recursive Algorithms and Space-Time linear mapping operators that lead to highly pipelined architectures consisting of multiple, tightly coupled array stages is discussed rst. Then a farm of processors is synthesize...
متن کاملA Systolic Array Architecture for Computing Time-varying Higher-order Cumulants
For non-stationary processes, the conventional power spectrum does not reflect the time variation of the process characteristics. Higher-order cumulants or bispectrum has been applied in the analysis of nonminimum phase linear, time-invariant (LTI) systems under stationarity assumptions and restricting the signal to have non-symmetric distribution. It is clearly of interest to examine what type...
متن کاملUnified VLSI systolic array design for LZ data compression
Hardware implementation of data compression algorithms is receiving increasing attention due to exponentially expanding network traffic and digital data storage usage. In this paper, we propose several serial one-dimensional and parallel two-dimensional systolic-arrays for Lempel–Ziv data compression. A VLSI chip implementing our optimal linear array is fabricated and tested. The proposed array...
متن کامل