Experimental Evaluation of Array Caches

نویسندگان

  • Michelle Tomasko
  • Simos Hadjiyiannis
  • Walid A. Najjar
چکیده

Cache memories have a dual objective: bridging the gap between memory and CPU speeds and reducing the demand bandwidth on the main memory. These related objectives are achieved by exploiting the locality of access inherent in programs. Locality can be either temporal (when the same location is accessed repeatedly within the a window of references) or spatial (when contiguous locations are accessed with a same window.) This dual nature of locality is not categoric: most accesses are both temporal and spatial in nature; however, accesses to some data structures such as arrays tend to be more often spatial while accesses to scalar variables tend to be temporal. Obviously, spatial locality bene ts from large but fewer cache blocks while temporal locality is best exploited by many but smaller cache blocks. Modern cache organizations attempt to strike a compromise between these designs. This paper reports on the experimental evaluation of an architecture with separate array and scalar caches. The objective is to evaluate the potential bene ts of tailoring a cache organization to a speci c type of locality.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Computer Science Technical Report Evaluation of a Split Scalar/Array Cache Architecture

The widening gap between the processor clock speed and the memory latency puts an added pressure on the performance of cache memories. This problem is ampli ed by the increase in instruction issue per cycle. This paper reports on the initial evaluation of a split scalar and array data cache. This scheme allows an e cient exploitation of both temporal and spatial locality by having a di erent or...

متن کامل

A Quantitative Evaluation of Cache Types for High-Performance Computer Systems

Parallel accesses to the table lookaside buffer (TLB) and cache array are crucial for high-performance computer systems, and the choice of cache types is one of the most important factors affecting cache performance. In this paper we classify caches according to both index and tag. Since both index and tag could be either virtual (V) or real (R), our classification results in four combinations ...

متن کامل

Using MEMS-Based Storage in Disk Arrays

Current disk arrays, the basic building blocks of highperformance storage systems, are built around two memory technologies: magnetic disk drives, and non-volatile DRAM caches. Disk latencies are higher by six orders of magnitude than non-volatile DRAM access times, but cache costs over 1000 times more per byte. A new storage technology based on microelectromechanical systems (MEMS) will soon o...

متن کامل

A Smart Cache Designed for Embedded Applications

In this paper, we extend our previous investigation of split array and scalar data caches to embedded systems. More specifically we explore reconfigurable data caches where L-1 data caches are optimally partitioned into scalar caches augmented with victim caches and array caches. We do not change cache block size or set-associativities, making it easier to reconfigure cache banks. We also evalu...

متن کامل

Soft-Error Tolerant Cache Architectures

The problem of soft errors caused by radiation events are expected to get worse with technology scaling. This thesis focuses on mitigation of soft errors to improve the reliability of memory caches. We survey existing mitigation techniques and discuss their issues. We then propose 1) a technique that can mitigate soft errors in caches with lower costs than the widely-used Error Correcting Code ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1997