On the Analog CMOS Peak Detect and Hold Circuit Part 2. Offset-Free Rail-to-Rail and Derandomizing Configuration1
نویسندگان
چکیده
An analog CMOS peak detect and hold (PDH) circuit which combines high speed and accuracy, rail-to-rail sensing and driving, low power, and buffering is presented. It is based on a configuration that cancels the major error sources of the classical CMOS PDH, including offset and common mode gain, by re-using the same amplifier for tracking, peak sensing, and output buffering. By virtue of its high absolute accuracy, two or more PDHs can be used in parallel to serve as a data-driven analog memory for derandomization. First experimental results on the new peak detector and derandomizer (PDD) circuit, fabricated in 0.35 μm CMOS technology, include a 0.2 % absolute accuracy for pulses with 500 ns peaking time, 2.7 V linear input range, 3.5 mW power dissipation, 250 mV/s droop rate, and negligible dead time. The use of such a high performance analog PDD can greatly relax the requirements on the digitization in multi-channel systems. 1 Work supported by the US Department of Energy, Contract No. DE-AC02-98CH10886. Patent pending.
منابع مشابه
Analog CMOS peak detect and hold circuits. Part 2. The two-phase offset-free and derandomizing configuration
An analog CMOS peak detect and hold (PDH) circuit, which combines high speed and accuracy, rail-to-rail sensing and driving, low power, and buffering is presented. It is based on a configuration that cancels the major error sources of the classical CMOS PDH, including offset and common mode gain, by re-using the same amplifier for tracking, peak sensing, and output buffering. By virtue of its h...
متن کاملAnalog Peak Detector and Derandomizer for High-Rate Spectroscopy
A compact and accurate readout system has been developed for high-rate spectroscopy with multi-element detectors. The fully self-triggered system multiplexes the signals from 32 detectors into a novel peak detector, which also serves as a derandomizer. The captured pulse heights are stored as analog samples before being presented to the ADC along with the corresponding channel addresses. The pe...
متن کاملA low offset rail-to-rail 12b 2MS/s 0.18μm CMOS cyclic ADC
A 12b 2MS/s cyclic ADC achieves low power consumption with a single-ended rail-to-rail input signal range of 3.3Vp-p. The proposed voltage reference scheme directly employing power supply voltages implements an offset voltage less than 1mV without well-known calibration and trimming techniques. The prototype ADC in a 0.18mm CMOS technology demonstrates the effective number of bits of 11.48 for ...
متن کاملA 2V Rail-to-Rail Micropower CMOS Comparator
The design of a rail-to-rail micropower comparator in CMOS technology is described. The circuit is intended for implantable biomedical devices powered by batteries, with a total consumption of 500nA and operation up to supply voltages of 2V. This cell, currently being fabricated, has a core die area of 0.27 mm2 on a 2.4###m standard analog CMOS technology with a 0.85V nominal threshold voltage....
متن کاملAmplitude and time measurement ASIC with analog derandomization
A versatile 32-channel ASIC has been developed for accurate processing of high-rate pulse signals from highly segmented detectors. In contrast to conventional approaches, this circuit affords a dramatic reduction in data volume through the use of analog techniques (precision peak detectors and time-to-amplitude converters) together with fast arbitration and sequencing logic to concentrate the d...
متن کامل