Credit-Flow-Controlled ATM for MP Interconnection: The ATLAS I Single-Chip ATM Switch

نویسندگان

  • Manolis Katevenis
  • Dimitrios N. Serpanos
  • Emmanuel Spyridakis
چکیده

Multiprocessing (MP) on networks of workstations (NOW) is a high-performance computing architecture of growing importance. In traditional MP’s, wormhole routing interconnection networks use fixed-size flits and backpressure. In NOW’s, ATM −one of the major contending interconnection technologies− uses fixed-size cells, while backpressure can be added to it. We argue that ATM with backpressure has interesting similarities with wormhole routing. We are implementing ATLAS I, a single-chip gigabit ATM switch, which includes credit flow control (backpressure), according to a protocol resembling Quantum Flow Control (QFC). We show by simulation that this protocol performs better than the traditional multi-lane wormhole protocol: high throughput and low latency are pro vided with less buffer space. Also, ATLAS I demonstrates little sensitivity to bursty traffic, and, unlike wormhole, it is fair in terms of latency in hot-spot configurations. We use detailed switch models, operating at clock-cycle granularity.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Credit-Flow-Controlled ATM versus Wormhole Routing

ATM has been adopted as the main high speed technology in both wide and local area networks. When ATM is combined with credits −the flow control mechanism that is particularly suitable for local data communication− it becomes appropriate for multiprocessor interconnection networks as well. Actually, credit-flowcontrolled ATM has similarities with wormhole routing, one of the most popular archit...

متن کامل

A Study on Switch Fabric Architecture in ATM Networks by using VLSI Method

VLSI design and implementation of a new cell-based high-speed multicast switch fabric using the 0.18 mum CMOS technology. Using distributed control, multistage interconnection network structure, and modular design, the multicast balanced gamma (BG) switch features a scalable, high performance architecture for unicast, multicast and combined traffic under both uniform and non-uniform traffic con...

متن کامل

ATLAS I: A Single-chip ATM switch for NOWs

Although ATM (Asynchronous Transfer Mode), is a widely accepted standard for WANs (Wide Area Networks), it has not yet been widely embraced by the NOW community, because (i) most current ATM switches (and interfaces) have high latency, and and (ii) they drop cells when (even short-term) congestion happens. In this paper, we present ATLAS I, a single-chip ATM switch with 20 Gbits/sec aggregate I...

متن کامل

ATLAS: A Single-Chip ATM Switch for NOWs

Although ATM Asynchronous Transfer Mode is a widely accepted standard for WANs Wide Area Networks it has not yet been widely embraced by the NOW community because i most current ATM switches and interfaces have high latency and and ii they drop cells when even short term congestion happens In this paper we present ATLAS I a single chip ATM switch with Gbits sec aggregate I O throughput that was...

متن کامل

Pipelined Multi-Queue Management in a VLSI ATM Switch Chip with Credit-Based Flow-Control

We describe the queue management block of ATLAS I , a single-chip ATM switch (router) with optional credit-based (backpressure) flow control. ATLAS I is a 4-million-transistor 0.35-micron CMOS chip, currently under development, offering 20 Gbit/s aggregate I/O throughput, sub-microsecond cut-through latency, 256-cell shared buffer containing multiple logical output queues, priorities, multicast...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998