Self-Tuned Distributed Multiprocessor System

نویسندگان

  • Ronald Pose
  • Jonathan Wells
  • Vincent Fazio
چکیده

Self-tuning, a technique devised by Ted Kehl, is a new clocking paradigm which incorporates the best features of conventional synchronous logic along with advantages offered by the asynchronous, self-timed paradigm. The principles of self-tuning are explained and an outline of the application of self-tuning to the interconnection network of a large scale distributed shared memory multiprocessor being developed at Monash University is presented. Extensions of the technique to the processors and memory units of the system are envisaged.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Multiprocessor System with Non-Preemptive Earliest-Deadline-First Scheduling Policy: A Performability Study

This paper introduces an analytical method for approximating the performability of a firm realtime system modeled by a multi-server queue. The service discipline in the queue is earliestdeadline- first (EDF), which is an optimal scheduling algorithm. Real-time jobs with exponentially distributed relative deadlines arrive according to a Poisson process. All jobs have deadlines until the end of s...

متن کامل

Self-Organizing Process Mapping in a Multiprocessor System

In this report we describe a self-organizing map to solve the mapping problem in a multiprocessor system with a distributed memory architecture. Experimental results for 2-dim lattice based processor networks are presented and the generalization of this approach to arbitrary processor topologies is discussed.

متن کامل

A Scaleable Multiprocessor Architecture with Multiple Read-Write Memory Model

This paper presents a scalable multiprocessor architecture with multiple access memories and multi-way busses. This parallel architecture with more intelligent memory model and efficient multi-way interconnection network organization is called as CRrCW (Concurrent Read and restricted Concurrent Write) scaleable multiprocessor system. The memory and network model provides concurrent memory acces...

متن کامل

Processor-Directed Cache Coherence Mechanism – A Performance Study

Cache coherent multiprocessor architecture is widely used in the recent multi-core systems, embedded systems and massively parallel processors. With the ever increasing performance gap between processor and memory, there is a requirement for an optimal cache coherence mechanism in a cache coherent multiprocessor. The conventional directory based cache coherence scheme used in large scale multip...

متن کامل

Walking{through Animation in 3d{scenes with Self{adaptive Loadbalancing

This paper presents a new method for distributed walking through animation in three{ dimensional scenes on arbitrary networks on a Supercluster, a multiprocessor system that can be scaled to an almost unlimited number of nodes. We show how a three{dimensional scene is distributed over the network and calculated in parallel so that all processors work simultaneously and the idle time of all node...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001