A high speed and area efficient on-chip analog waveform extractor
نویسندگان
چکیده
A multiple pass A/D conversion technique is proposed for mixed-signal test applications. Only a single on-chip comparator and sample-and-hold circuit is required to digitize repetitive analog waveforms. Simulations show 10 bits of amplitude resolution at 300 MHz for a bipolar comparator design (0.8 μm BiCMOS process), and 10 bits of amplitude resolution at 667 MHz for a CMOS comparator design (0.5 μm CMOS process). A prototype IC designed for a 0.5 μm CMOS process has been sent for fabrication. Experimental results from a prototype board (implemented with discrete components) are given.
منابع مشابه
A micro-power neural spike detector and feature extractor in .13μm CMOS
We present a fully-integrated system for the detection and characterization of action potentials observed in extracellular neural recordings. The circuit includes an analog implementation of the nonlinear energy operator for spike detection. The minimum and maximum value of detected spikes are captured by peak detectors and digitized by an on-chip successive approximation ADC to provide a compa...
متن کاملHigh Speed Analog CMOS Pipeline System for the Recording of Fast Signals from Cherenkov Telescopes
Abstract: Analog sampling systems based on switched capacitor techniques offer performance superior to that of flash A/D converters with respect to cost, density, dynamic range, sampling speed, and power consumption. This paper proposes a 500 MHz switched capacitor analog waveform sampling circuit for the camera electronics of the Cherenkov telescope. An experimental 4 channel analog memory wit...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کامل1-V CMOS Comparator for Programmable Analog Rank-Order Extractor
A CMOS rail-to-rail comparator operating at low-voltage supply by using a conventional fabrication process is proposed. Based on the comparator, an analog rank-order extractor with winner-take-all capability is presented. An experimental chip was fabricated using 0.5 m CMOS technology. Measured results at 1–V supply voltage show a comparator response time of 4 s for 10-mV precision and that the...
متن کامل