High Speed and Low Power Multiplier Design Using Mtcmos Technique

نویسندگان

  • S. Naveen
  • J. Gurumurthy
  • A. T. Madhavi
چکیده

MTCMOS is an effective circuit level technique which has multiple threshold voltages in order to optimize delay and power. Low threshold voltage MOSFETs enhance the speed performance, while the high threshold voltages MOSFETs minimize the static leakage power. The above technique is adopted in parallel multiplier with level shifter interface which gives supply voltage for MTCMOS transistors. By implementing 65-nm technology, the parallel multiplier shows on average propagation delay of 2.41ns and average power of 1.82mW. Using Tanner EDA Tool schematic simulation is done by S-edit, propagation delay is calculated by the W-edit and the power is calculated by the T-spice, layouts and 3D model are done by the Micro wind. Keywords— MTCMOS, Level shifter, Parallel Multiplier

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application

Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...

متن کامل

A Low Power High Speed Adders using MTCMOS Technique

Addition is the most basic arithmetic operation and adder is the most fundamental arithmetic component of the processor. Two important attributes of all digital circuits, for most applications are maximizing speed and minimizing power consumption. The speed of different modules used in the design will dominate the overall performance of the system. Depending on the delay and power consumption r...

متن کامل

Design and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology

The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...

متن کامل

High Speed & Power Efficient Inverter using 90nm MTCMOS Technique

A high speed and low power CMOS inverter is designed & simulated in this paper. The critical path consists of PMOS and NMOS. The designed inverter cell offers high speed and low power consumption than the CMOS inverter. A Multi Threshold Complementary Metal Oxide Semiconductor (MTCMOS) technique is used to reduce the leakage current as well as leakage power to achieve better results. MTCMOS is ...

متن کامل

High Performance and Low Power 8 bit 16T full adder using MTCMOS Technique

The most fundamental operation of any processor is the addition. For any circuit there are two important parameters that comes into count is high speed and low power consumption. Hence the speed of various modules should be maximized to dominate overall performance. Depending upon these parameters various adders can be invented like Carry Look Ahead Adder(CLA),Carry Skip Adder(CSA) and Ripple C...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016