Evolutionary Synthesis of Multiplexor Circuits under Hardware Constraints
نویسندگان
چکیده
Multiplexor based Field Programmable Gate Arrays (FPGAs) are a very popular design style. However, during circuit design only limited hardware resources are available. In this paper we present an approach to multi-plexor (MUX) based circuit evolution under hardware constraints. Binary Decision Diagrams (BDDs) are used as the underlying data structure. An evolutionary technique is proposed that allows to stay within given hardware resources while minimizing the error in parallel. Starting from a correct circuit , i.e. a BDD representing the complete function, some parts are removed, based on evolutionary principles, until all constraints are met. The experimental results presented demonstrate the possibility to handle for the rst time instances composed of several thousand gates.
منابع مشابه
Evolutionary Experiments with a Fine-Grained Reconfigurable Architecture for Analog and Digital CMOS Circuits
The paper describes the architectural details of a finegrained Programmable Transistor Array (PTA) architecture and illustrates its use in evolutionary experiments on the synthesis of both analog and digital circuits. A PTA chip was built in CMOS to allow circuits obtained through evolutionary design using a simulated PTA to be immediately deployed and validated in hardware and, moreover, enabl...
متن کاملScalability Issues in Evolutionary Synthesis of Electronic Circuits: Lessons Learned and Challenges Ahead
This paper describes scalability issues of Evolutionarydriven automatic synthesis of electronic circuits. The article begins by reviewing the concepts of circuit evolution and discussing the limitations of this technique when trying to achieve more complex systems. The paper continues by describing techniques developed by the authors to partially overcome the limitations of evolution, such as t...
متن کاملBDD-based synthesis of extended burst-mode controllers
We examine the implications of a new hazard-free combinational logic synthesis method [1], which generates multiplexor-based networks from binary decision diagrams (BDDs) — representations of logic functions factored recursively with respect to input variables — on extended burst-mode asynchronous synthesis. First, this method guarantees that there exists a hazard-free BDD-based implementation ...
متن کاملA Partitioning Scheme for Optimizing Interconnect Power - Solid-State Circuits, IEEE Journal of
An architecture-synthesis technique for the lowpower implementation of real-time applications is presented. The technique uses algorithm partitioning to preserve locality in the assignment of operations to hardware units. This results in reduced usage of long high-capacitance buses, fewer accesses to multiplexors and buffers, and more compact layouts. Experimental results show average reduction...
متن کاملA Novel Evolvable Hardware Framework for the Evolution of High Performance Digital Circuits
This paper presents a novel evolvable hardware framework for the automated design of digital circuits for high performance applications. The technique evolves circuits corresponding to each specific output, under restricted functionality and timing constraints. The individual circuits are then processed to generate the completed circuit. Applications have focused on the design of multi-output a...
متن کامل