Stimulus generation for built-in self-test of charge-pump phase-locked loops
نویسندگان
چکیده
issue of the stimulation of charge-pump phase-locked loops for built-in self-test applications. It is shown that three nodes of the PLL qualify for test signal injection. The hardware and methodology for each are discussed. In particular, a comprehensive explanation of the use of delta-sigma modulation in the time domain is provided. Furthermore, implementation issues of analog tests with signal generation based on coarse quantization are discussed. The effects of the quantization noise arising from delta-sigma modulation on the dynamic range of phase-locked loop nodes is evaluated. Original experimental results validate one of the method which was not verified previously. In conclusion, the strengths and weakness of each of the three methods for phase-locked loop stimulation are highlighted.
منابع مشابه
High Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملInvestigations for Minimum Invasion Digital Only Built-In "Ramp" Based Test Techniques for Charge Pump PLL's
Due to a number of desirable operational and design characteristics, CP-PLL’s (Charge Pump Phase locked loops) have, in recent years become a pervasive PLL architecture. CP-PLL architectures are exploited for a variety of applications such as on chip clock generation, CRC (clock recovery circuits) and Radio frequency synthesis applications. This paper describes a simple, digital only, minimally...
متن کاملA BIST Solution for The Test of I/O Speed
A delay-locked loop (DLL) based built-in self test (BIST) circuit has been designed with a 0.18 μ m TSMC process (CM018) to test chip I/O speeds, specifically, the setup and hold times of I/O registers or buffers. The frequency lock range of the DLL is 150-600 MHz (4x). The DLL uses a combined phase detector and charge pump circuit (PD+CP) for increased speed and reduced jitter. The DLL also em...
متن کاملDesign and Analysis of a Second Order Phase Locked Loops (PLLs)
This work concerns with the design and analysis of phase locked loops (PLLs). In the last decade a lot of works have been done about the analysis of PLLs. The phase locked loops are analyzed briefly, second order, third order, and fourth order. In practically the design of 1.3 GHz, 1.9V second order PLL is considered. SPICE simulation program results confirm the theory. Key-Words: Phase Locked ...
متن کاملA New Built-in Self Test Scheme for Phase-Locked Loops Using Internal Digital Signals
Testing PLLs (phase-locked loops) is becoming an important issue that affects both time-to-market and production cost of electronic systems. Though a PLL is the most common mixed-signal building block, it is very difficult to test due to internal analog blocks and signals. In this paper, we propose a new PLL BIST (built-in self test) using the distorted frequency detector that uses only interna...
متن کامل