A Methodology for the Construction of Accurate Timing Macromodels for Digital Circuits
نویسندگان
چکیده
ii To my family. iii ACKNOWLEDGEMENTS I would like to thank all those who helped me in completing this dissertation. Most and foremost, Karem Sakallah, who has been an outstanding academic advisor and a very good friend for the course of my graduate work at Michigan. His suggestions, thorough reviews, and encouragement at the various stages of my Ph.D research are gratefully acknowledged. Many thanks go to the other members of my dissertation committee, Trevor Mudge, supporting me for the duration of my studies. Finally, I wish to thank my family and friends, in the United States and in Lebanon, for all they have given me while I have been working on this research.
منابع مشابه
Harmony: static noise analysis of deep submicron digital integrated circuits
As technology scales into the deep submicron regime, noise immunity is becoming a metric of comparable importance to area, timing, and power for the analysis and design of very large scale integrated (VLSI) systems. A metric for noise immunity is defined, and a static noise analysis methodology based on this noise-stability metric is introduced to demonstrate how noise can be analyzed systemati...
متن کاملFeasibility and Performance Region Modeling of Analog and Digital Circuits
Hierarchy plays a signiicant role in the design of digital and analog circuits. At each level of the hierarchy it becomes essential to evaluate if a sub-block design is feasible and if so which design style is the best candidate for the particular problem. This paper proposes a general methodology for evaluating the feasibility and the performance of sub-blocks at all levels of the hierarchy. A...
متن کاملIC port behavioral macromodels via nonlinear parametric identification
Extended band behavioral models of digital Integrated Circuit (IC) ports are key elements for the simulation of sensitive Signal Integrity (SI) and ElectroMagnetic Compatibility (EMC) effects in fast digital circuits. This project will be devoted to the developement of accurate and efficient behavioral models of digital IC ports from their responses (either simulated or measured). The black-box...
متن کاملA Design Methodology for Reliable MRF-Based Logic Gates
Probabilistic-based methods have been used for designing noise tolerant circuits recently. In these methods, however, there is not any reliability mechanism that is essential for nanometer digital VLSI circuits. In this paper, we propose a novel method for designing reliable probabilistic-based logic gates. The advantage of the proposed method in comparison with previous probabilistic-based met...
متن کاملEfficient Delay Characterization Method to Obtain the Output Waveform of Logic Gates Considering Glitches
Accurate delay calculation of circuit gates is very important in timing analysis of digital circuits. Waveform shapes on the input ports of logic gates should be considered, in the characterization phase of delay calculation, to obtain accurate gate delay values. Glitches and their temporal effect on circuit gate delays should be taken into account for this purpose. However, the explosive numbe...
متن کامل