Weighted Execution Time Analysis of Applications on COTS Multi-core Architectures Weighted Execution Time Analysis of Applications on COTS Multi-core Architectures
نویسندگان
چکیده
Commercial off-the-shelf multi-core architectures could significantly reduce costs and timeto-market of hard real-time systems. However, due to the unpredictable interference on the shared memory, the worst case execution time is either non-deterministic or overly pessimistic. Typically, the pessimism originates from the conservative assumption of maximum interference for each memory access. This paper analyzes the shared memory interference under off-the-shelf round-robin arbiter. Rather than estimating a single worst case bound for the execution time, distribution of execution times along their weights is derived. The analysis results are compared with observed execution time of the benchmark applications on a multi-core platform.
منابع مشابه
Challenges of WCET Analysis in COTS Multi-core due to Different Levels of Abstraction
The continuous demand of producing low cost multi-core hardware for safety critical hard real time applications has driven attempts of using Commercial Off The Shelf (COTS) components. Prior to the industrial deployment, Worst Case Execution Time (WCET) of these applications must be estimated on underlying hardware. However, even simple COTS components exhibit unpredictability at very low level...
متن کاملPredictable and high performance multi-core architectures
Multi-core architectures will provide the computational power needed to the high performance hard real-time systems. Typically, multi-core architectures employ shared resources to reduce cost by decreasing chip area and package size, and to exchange data (for example, shared memory). The interference on the shared resources makes the execution time of applications running on these architectures...
متن کاملPredictable SoC architecture based on COTS multi-core
With the increasing complexity of real-time embedded applications and the availability of Commercial-Off-TheShelf (COTS) multi-cores, time-predictable execution on these platforms has become a necessity. However, there are several challenges to achieving this predictability, primarily arising due to hardware resources shared between the cores (memory controllers, caches and shared interconnect)...
متن کاملInterference-sensitive Worst-case Execution Time Analysis for Multi-core Processors
Timing matters. This is especially true for safety-critical real-time applications, since human lives depend on their correctness. Such applications are naturally used in the avionics and automotive industries. Within these domains, the decreasing relative costs and the pace of micro-electronics development have led to the adoption of Commercial Off-The-Shelf (COTS) components in recent years. ...
متن کاملUltra-Low-Energy DSP Processor Design for Many-Core Parallel Applications
Background and Objectives: Digital signal processors are widely used in energy constrained applications in which battery lifetime is a critical concern. Accordingly, designing ultra-low-energy processors is a major concern. In this work and in the first step, we propose a sub-threshold DSP processor. Methods: As our baseline architecture, we use a modified version of an existing ultra-low-power...
متن کامل